Papers
Topics
Authors
Recent
Gemini 2.5 Flash
Gemini 2.5 Flash
156 tokens/sec
GPT-4o
7 tokens/sec
Gemini 2.5 Pro Pro
45 tokens/sec
o3 Pro
4 tokens/sec
GPT-4.1 Pro
38 tokens/sec
DeepSeek R1 via Azure Pro
28 tokens/sec
2000 character limit reached

Escaping Local Optima in Global Placement (2402.18311v1)

Published 28 Feb 2024 in cs.LG and cs.NE

Abstract: Placement is crucial in the physical design, as it greatly affects power, performance, and area metrics. Recent advancements in analytical methods, such as DREAMPlace, have demonstrated impressive performance in global placement. However, DREAMPlace has some limitations, e.g., may not guarantee legalizable placements under the same settings, leading to fragile and unpredictable results. This paper highlights the main issue as being stuck in local optima, and proposes a hybrid optimization framework to efficiently escape the local optima, by perturbing the placement result iteratively. The proposed framework achieves significant improvements compared to state-of-the-art methods on two popular benchmarks.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (21)
  1. “AutoDMP: Automated DREAMPlace-based macro placement” In Proceedings of the 27th International Symposium on Physical Design, 2023, pp. 149–157
  2. Yao-Wen Chang, Zhe-Wei Jiang and Tung-Chieh Chen “Essential Issues in Analytical Placement Algorithms” In IPSJ Transactions on System LSI Design Methodology 2, 2009, pp. 145–166
  3. “B*-trees: A new representation for non-slicing floorplans” In Proceedings of the 37th Annual Design Automation Conference, 2000, pp. 458–463
  4. “NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints” In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27.7 IEEE, 2008, pp. 1228–1240
  5. “Replace: Advancing solution quality and routability validation in global placement” In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 38.9, 2018, pp. 1717–1730
  6. “Identifying and attacking the saddle point problem in high-dimensional non-convex optimization” In Advances in Neural Information Processing Systems 27, 2014, pp. 2933–2941
  7. “Gradient descent can take exponential time to escape saddle points” In Advances in Neural Information Processing Systems 30, 2017, pp. 1067–1077
  8. “Ripple: A Robust and Effective Routability-Driven Placer” In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32.10, 2013, pp. 1546–1556
  9. Meng-Kai Hsu, Yao-Wen Chang and Valeriy Balabanov “TSV-aware analytical placement for 3D IC designs” In Proceedings of the 48th Design Automation Conference, 2011, pp. 664–669
  10. “How to escape saddle points efficiently” In Proceedings of the 34th International Conference on Machine Learning, 2017, pp. 1724–1732
  11. “On Nonconvex Optimization for Machine Learning: Gradients, Stochasticity, and Saddle Points” In Journal of the ACM 68.2 New York, NY, USA: Association for Computing Machinery, 2021
  12. “ICCAD-2015 CAD Contest in Incremental Timing-driven Placement and Benchmark Suite” In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2015, pp. 921–926
  13. Yao Lai, Yao Mu and Ping Luo “MaskPlace: Fast chip placement via reinforced visual representation learning” In Advances in Neural Information Processing Systems 35, 2022
  14. “DREAMPlace 4.0: Timing-Driven Placement With Momentum-Based Net Weighting and Lagrangian-Based Refinement” In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42.10, 2023, pp. 3374–3387
  15. Tao Lin, Chris C.N. Chu and Gang Wu “POLAR 3.0: An Ultrafast Global Placement Engine” In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2015, pp. 520–527
  16. “DREAMPlace: Deep learning toolkit-enabled gpu acceleration for modern VLSI placement” In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40.4, 2020, pp. 748–761
  17. “ePlace: Electrostatics-based placement using fast Fourier transform and Nesterov’s method” In ACM Transactions on Design Automation of Electronic Systems 20.2, 2015, pp. 1–34
  18. “VLSI module placement based on rectangle-packing by the sequence-pair” In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 15.12 IEEE, 1996, pp. 1518–1524
  19. “The ISPD2005 placement contest and benchmark suite” In Proceedings of the 9th International Symposium on Physical Design, 2005, pp. 216–220
  20. “Macro Placement by Wire-Mask-Guided Black-Box Optimization” In Advances in Neural Information Processing Systems 36, 2023
  21. “Evolutionary Gradient Descent for Non-convex Optimization” In Proceedings of the Thirtieth International Joint Conference on Artificial Intelligence, 2021, pp. 3221–3227

Summary

We haven't generated a summary for this paper yet.