2000 character limit reached
Towards Focus on Time (1403.1006v1)
Published 5 Mar 2014 in cs.FL and cs.LO
Abstract: This short paper introduces a model for the specification and verification of real-time system design: timed state transition diagrams.
Collections
Sign up for free to add this paper to one or more collections.
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.