Evaluation of Wafer-Scale SOT-MRAM for Analog Crossbar Array Applications

Abstract: Analog crossbar arrays consisting of emerging memory devices can greatly alleviate the computational strain required by vector matrix multiplications for neural network applications. The ability to produce spin orbit torque-magnetic random-access memory (SOT-MRAM) at wafer-scale positions SOT-MRAM as a strong memory candidate. In this work, we fabricate and measure 300 mm-compatible SOT-MRAM with 150% tunnel magnetoresistance ratio, fast (2 ns) and low voltage (<1 V) operation, low energy dissipation (350 fJ), low write noise (0.1%), and low device-to-device variation of 10%. Through 2-bit quantization aware training and noisy training as mitigation techniques, the measured SOT-MRAM devices attain 95% on MNIST. The bi-stable anisotropy and stochastic switching of SOT-MRAM can additionally be leveraged for stochastic training of binary neural networks, able to reach ideal accuracy for a single device. Lastly, the devices were evaluated on implementation of probabilistic graph modeling and the interplay of tunnel magnetoresistance ratio, probability curve distribution, and conductance noise was shown to reduce potential errors in implementation. Through these results, SOT-MRAM is shown to be a uniquely effective candidate for implementation of crossbar accelerators in memory- and energy-limited applications, able to take advantage of stochastic operation and bi-stability to beneficial results in neural network applications.