2000 character limit reached
Stochastic Nonlinear Dynamical Modelling of SRAM Bitcells in Retention Mode
Published 18 Feb 2024 in cs.AR and cs.CE | (2402.11691v1)
Abstract: SRAM bitcells in retention mode behave as autonomous stochastic nonlinear dynamical systems. From observation of variability-aware transient noise simulations, we provide an unidimensional model, fully characterizable by conventional deterministic SPICE simulations, insightfully explaining the mechanism of intrinsic noise-induced bit flips. The proposed model is exploited to, first, explain the reported inaccuracy of existing closed-form near-equilibrium formulas aimed at predicting the mean time to failure and, secondly, to propose a closer estimate attractive in terms of CPU time.
- D. Bol et al., “SleepRunner: A 28-nm FDSOI ULP Cortex-M0 MCU With ULL SRAM and UFBR PVT Compensation for 2.6-3.6-μ𝜇\muitalic_μW/DMIPS 40-80-MHz Active Mode and 131-nW/kB Fully Retentive Deep-Sleep Mode,” IEEE J. of Solid-State Circuits, 2021.
- L. Van Brandt et al., “Variability-Aware Noise-Induced Dynamic Instability of Ultra-Low-Voltage SRAM Bitcells,” in IEEE LASCAS 2024, Uruguay, 2024, submitted.
- R. G. Dreslinski et al., “Near-Threshold Computing: Reclaiming Moore’s Law Through Energy Efficient Integrated Circuits,” Proc. of the IEEE, vol. 98, no. 2, pp. 253–266, 2010.
- L. Van Brandt et al., “Accurate and Insightful Closed-Form Prediction of Subthreshold SRAM Hold Failure Rate,” IEEE Trans. on Circuits and Systems I: Regular Papers, pp. 1–14, 2022.
- ——, “On Noise-Induced Transient Bit Flips in Subthreshold SRAM,” Solid-State Electronics, vol. 208, p. 108715, 2023.
- E. Rezaei et al., “Fundamental Thermal Limits on Data Retention in Low-Voltage CMOS Latches and SRAM,” IEEE Trans. on Device and Materials Reliability, vol. 20, no. 3, pp. 488–497, 2020.
- N. Freitas et al., “Reliability and entropy production in nonequilibrium electronic memories,” Physical Review E, vol. 105, no. 3, p. 034107, 2022.
- L. B. Kish, “End of Moore’s law: thermal (noise) death of integration in micro and nano electronics,” Physics Letters A, vol. 305, no. 3-4, pp. 144–149, 2002.
- F. Veirano et al., “Minimum Operating Voltage Due to Intrinsic Noise in Subthreshold Digital Logic in Nanoscale CMOS,” J. of Low Power Electronics, vol. 12, no. 1, pp. 74–81, 2016.
- A. Nobile et al., “Exponential trends of Ornstein–Uhlenbeck first-passage-time densities,” J. of Applied Probability, vol. 22, no. 2, pp. 360–369, 1985.
- B. Zhang et al., “Analytical Modeling of SRAM Dynamic Stability,” in Proceedings of the 2006 IEEE/ACM International Conf. on Computer-Aided design, 2006, pp. 315–322.
- W. Dong et al., “SRAM Dynamic Stability: Theory, Variability and Analysis,” in 2008 IEEE/ACM International Conf. on Computer-Aided Design. IEEE, 2008, pp. 378–385.
- D. J. Higham, “An Algorithmic Introduction to Numerical Simulation of Stochastic Differential Equations,” SIAM review, vol. 43, no. 3, pp. 525–546, 2001.
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.
Top Community Prompts
Collections
Sign up for free to add this paper to one or more collections.
