AMSNet: Netlist Dataset for AMS Circuits
Abstract: Today's analog/mixed-signal (AMS) integrated circuit (IC) designs demand substantial manual intervention. The advent of multimodal LLMs (MLLMs) has unveiled significant potential across various fields, suggesting their applicability in streamlining large-scale AMS IC design as well. A bottleneck in employing MLLMs for automatic AMS circuit generation is the absence of a comprehensive dataset delineating the schematic-netlist relationship. We therefore design an automatic technique for converting schematics into netlists, and create dataset AMSNet, encompassing transistor-level schematics and corresponding SPICE format netlists. With a growing size, AMSNet can significantly facilitate exploration of MLLM applications in AMS circuit design. We have made an initial set of netlists public, and will make both our netlist generation tool and the full dataset available upon publishing of this paper.
- Springer Science & Business Media, 1992.
- R. A. Rutenbar, “Analog circuit and layout synthesis revisited,” in Proceedings of the 2015 Symposium on International Symposium on Physical Design (A. Davoodi and E. F. Y. Young, eds.), p. 83, ACM, 2015.
- Y. Lu, S. Liu, Q. Zhang, and Z. Xie, “Rtllm: An open-source benchmark for design rtl generation with large language model,” in 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 722–727, IEEE, 2024.
- Y. Fu, Y. Zhang, Z. Yu, S. Li, Z. Ye, C. Li, C. Wan, and Y. C. Lin, “Gpt4aigchip: Towards next-generation ai accelerator design automation via large language models,” in 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 1–9, IEEE, 2023.
- H. Wu, Z. He, X. Zhang, X. Yao, S. Zheng, H. Zheng, and B. Yu, “Chateda: A large language model powered autonomous agent for eda,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2024.
- J. Blocklove, S. Garg, R. Karri, and H. Pearce, “Chip-chat: Challenges and opportunities in conversational hardware design,” in 2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD), pp. 1–6, IEEE, 2023.
- S. Liu, W. Fang, Y. Lu, Q. Zhang, H. Zhang, and Z. Xie, “Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution,” arXiv preprint arXiv:2312.08617, 2023.
- M. P. Marcus, B. Santorini, and M. A. Marcinkiewicz, “Building a large annotated corpus of english: The penn treebank,” Comput. Linguistics, vol. 19, no. 2, pp. 313–330, 1993.
- J. Deng, W. Dong, R. Socher, L.-J. Li, K. Li, and L. Fei-Fei, “Imagenet: A large-scale hierarchical image database,” in 2009 IEEE conference on computer vision and pattern recognition, pp. 248–255, IEEE, 2009.
- B. Razavi, “Design of analog cmos integrated circuits,” 2000.
- A. S. Sedra and K. C. Smith, “Microelectronic circuits,” 1987.
- F. Stas, G. de Streel, and D. Bol, “Sizing and layout integrated optimizer for 28nm analog circuits using digital pnr tools,” in 2016 14th IEEE International New Circuits and Systems Conference (NEWCAS), pp. 1–4, IEEE, 2016.
- A. F. Budak, M. Gandara, W. Shi, D. Z. Pan, N. Sun, and B. Liu, “An efficient analog circuit sizing method based on machine learning assisted global optimization,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 5, pp. 1209–1221, 2021.
- L. Chen, Y. Chen, Z. Chu, W. Fang, T.-Y. Ho, Y. Huang, S. Khan, M. Li, X. Li, Y. Liang, et al., “The dawn of ai-native eda: Promises and challenges of large circuit models,” arXiv preprint arXiv:2403.07257, 2024.
- W. Yao, Y. Shi, L. He, and S. Pamarti, “Joint design-time and post-silicon optimization for digitally tuned analog circuits,” in Proceedings of the 2009 International Conference on Computer-Aided Design, pp. 725–730, 2009.
- W. Xing, W. Fan, Z. Liu, Y. Yao, and Y. Hu, “Kato: Knowledge alignment and transfer for transistor sizing of different design and technology,” in 2024 61st ACM/IEEE Design Automation Conference (DAC), 2024.
Sponsor
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.
Top Community Prompts
Collections
Sign up for free to add this paper to one or more collections.