Papers
Topics
Authors
Recent
Search
2000 character limit reached

ASCH-PUF: A "Zero" Bit Error Rate CMOS Physically Unclonable Function with Dual-Mode Low-Cost Stabilization

Published 10 Jul 2023 in cs.CR | (2307.04344v2)

Abstract: Physically unclonable functions (PUFs) are increasingly adopted for low-cost and secure secret key and chip ID generations for embedded and IoT devices. Achieving 100% reproducible keys across wide temperature and voltage variations over the lifetime of a device is critical and conventionally requires large masking or Error Correction Code (ECC) overhead to guarantee. This paper presents an Automatic Self Checking and Healing (ASCH) stabilization technique for a state-of-the-art PUF cell design based on sub-threshold inverter chains. The ASCH system successfully removes all unstable PUF cells without the need for expensive temperature sweeps during unstable bit detection. By accurately finding all unstable bits without expensive temperature sweeps to find all unstable bits, ASCH achieves ultra-low bit error rate (BER), thus significantly reducing the costs of using ECC and enrollment. Our ASCH can operate in two modes, a static mode (S-ASCH) with a conventional pre-enrolled unstable bit mask and a dynamic mode (D-ASCH) that further eliminates the need for non-volatile memories (NVMs) for storing masks. The proposed ASCH-PUF is fabricated and evaluated in 65nm CMOS. The ASCH system achieves "0" Bit Error Rate (BER, < 1.77E-9) across temperature variations of -20{\deg}C to 125{\deg}C, and voltage variations of 0.7V to 1.4V, by masking 31% and 35% of all fabricated PUF bits in S-ASCH and D-ASCH mode respectively. The prototype achieves a measured throughput of 11.4 Gbps with 0.057 fJ/b core energy efficiency at 1.2V, 25{\deg}C.

Authors (4)
Definition Search Book Streamline Icon: https://streamlinehq.com
References (24)
  1. K. Yang, D. Blaauw, and D. Sylvester, “Hardware designs for security in ultra-low-power iot systems: An overview and survey,” IEEE Micro, vol. 37, no. 6, pp. 72–89, 2017.
  2. S. Taneja and M. Alioto, “PUF architecture with run-time adaptation for resilient and energy-efficient key generation via sensor fusion,” IEEE Journal of Solid-State Circuits, 2021.
  3. K. Liu, X. Chen, H. Pu, and H. Shinohara, “A 0.5-V Hybrid SRAM Physically Unclonable Function Using Hot Carrier Injection Burn-In for Stability Reinforcement,” IEEE Journal of Solid-State Circuits, vol. 56, pp. 2193–2204, July 2021.
  4. D. Li and K. Yang, “A self-regulated and reconfigurable CMOS physically unclonable function featuring zero-overhead stabilization,” IEEE Journal of Solid-State Circuits, vol. 55, no. 1, pp. 98–107, 2019.
  5. K. Liu, Y. Min, X. Yang, H. Sun, and H. Shinohara, “A 373-F2superscript𝐹2F^{2}italic_F start_POSTSUPERSCRIPT 2 end_POSTSUPERSCRIPT 0.21%-native-BER EE SRAM physically unclonable function with 2-D power-gated bit cells and VSS bias-based dark-bit detection,” IEEE Journal of Solid-State Circuits, vol. 55, no. 6, pp. 1719–1732, 2020.
  6. Y. Choi, B. Karpinskyy, K.-M. Ahn, Y. Kim, S. Kwon, J. Park, Y. Lee, and M. Noh, “Physically unclonable function in 28nm fdsoi technology achieving high reliability for aec-q 100 grade 1 and iso 26262 asil-b,” in 2020 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 426–428, IEEE, 2020.
  7. S. Taneja, A. B. Alvarez, and M. Alioto, “Fully synthesizable PUF featuring hysteresis and temperature compensation for 3.2% native BER and 1.02 fJ/b in 40 nm,” IEEE Journal of Solid-State Circuits, vol. 53, no. 10, pp. 2828–2839, 2018.
  8. B. Karpinskyy, Y. Lee, Y. Choi, Y. Kim, M. Noh, and S. Lee, “Physically unclonable function for secure key generation with a key error rate of 2E-38 in 45nm smart-card chips,” in 2016 IEEE International Solid-State Circuits Conference (ISSCC), pp. 158–160, IEEE, 2016.
  9. J. Lee, D. Lee, Y. Lee, and Y. Lee, “A 445⁢F2445superscript𝐹2445F^{2}445 italic_F start_POSTSUPERSCRIPT 2 end_POSTSUPERSCRIPT leakage-based physically unclonable function with lossless stabilization through remapping for IoT security,” in 2018 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 132–134, IEEE, 2018.
  10. S. Satpathy, S. K. Mathew, V. Suresh, M. A. Anders, H. Kaul, A. Agarwal, S. K. Hsu, G. Chen, R. K. Krishnamurthy, and V. K. De, “A 4-fJ/b delay-hardened physically unclonable function circuit with selective bit destabilization in 14-nm trigate CMOS,” IEEE Journal of Solid-State Circuits, vol. 52, no. 4, pp. 940–949, 2017.
  11. J. Li and M. Seok, “Ultra-compact and robust physically unclonable function based on voltage-compensated proportional-to-absolute-temperature voltage generators,” IEEE Journal of Solid-State Circuits, vol. 51, no. 9, pp. 2192–2202, 2016.
  12. K. Yang, Q. Dong, D. Blaauw, and D. Sylvester, “A 553F2superscript𝐹2F^{2}italic_F start_POSTSUPERSCRIPT 2 end_POSTSUPERSCRIPT 2-transistor amplifier-based Physically Unclonable Function (PUF) with 1.67% native instability,” in 2017 IEEE International Solid-State Circuits Conference (ISSCC), pp. 146–147, IEEE, 2017.
  13. J. Park, B. Kim, and J.-Y. Sim, “A BER-Suppressed PUF With an Amplification of Process Mismatch Effect in an Oscillator Collapse Topology,” IEEE Journal of Solid-State Circuits, vol. 57, pp. 2208–2219, July 2022.
  14. S. K. Mathew, S. K. Satpathy, M. A. Anders, H. Kaul, S. K. Hsu, A. Agarwal, G. K. Chen, R. J. Parker, R. K. Krishnamurthy, and V. De, “A 0.19 pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS,” in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 278–279, IEEE, 2014.
  15. A. Basak, S. Paul, J. Park, J. Park, and S. Bhunia, “Reconfigurable ECC for adaptive protection of memory,” in 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1085–1088, IEEE, 2013.
  16. Y. Shifman, A. Miller, O. Keren, Y. Weizman, and J. Shor, “An SRAM-based PUF with a capacitive digital preselection for a 1E-9 key error probability,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 12, pp. 4855–4868, 2020.
  17. S. Satpathy, S. Mathew, J. Li, P. Koeberl, M. Anders, H. Kaul, G. Chen, A. Agarwal, S. Hsu, and R. Krishnamurthy, “13fJ/bit probing-resilient 250K PUF array with soft darkbit masking for 1.94% bit-error in 22nm tri-gate CMOS,” in ESSCIRC 2014-40th European Solid State Circuits Conference (ESSCIRC), pp. 239–242, IEEE, 2014.
  18. Y. Lee, B. Karpinskyy, Y. Choi, K.-M. Ahn, Y. Kim, J. Park, S. Noh, J. Kang, J. Shin, J. Park, et al., “Samsung Physically Unclonable Function (SAMPUFT⁢M𝑇𝑀{}^{TM}start_FLOATSUPERSCRIPT italic_T italic_M end_FLOATSUPERSCRIPT) and its integration with Samsung Security System,” in 2021 IEEE Custom Integrated Circuits Conference (CICC), pp. 1–7, IEEE, 2021.
  19. Y. He, D. Li, Z. Yu, and K. Yang, “An automatic self-checking and healing Physically Unclonable Function (PUF) with <3×10−83superscript1083\times 10^{-8}3 × 10 start_POSTSUPERSCRIPT - 8 end_POSTSUPERSCRIPT bit error rate,” in 2021 IEEE International Solid-State Circuits Conference (ISSCC), vol. 64, pp. 506–508, IEEE, 2021.
  20. NIST, “NIST SP 800-90B: Entropy sources used for random bit generation,” [Online]. Available: https://csrc.nist.gov/publications/detail/sp/800-90b/final.
  21. NIST, “NIST SP 800-22: Documentation and software random bit generation,” [Online]. Available: https://csrc.nist.gov/projects/random-bit-generation/documentation-and-software.
  22. K. Liu, Z. Fu, G. Li, H. Pu, Z. Guan, X. Wang, X. Chen, and H. Shinohara, “A modeling attack resilient strong PUF with feedback-SPN structure having <0.73% bit error rate through in-cell hot-carrier injection burn-in,” in 2021 IEEE International Solid-State Circuits Conference (ISSCC), vol. 64, pp. 502–504, IEEE, 2021.
  23. T. Yang, D. Kim, P. R. Kinget, and M. Seok, “In-situ techniques for in-field sensing of NBTI degradation in an SRAM register file,” in 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, pp. 1–3, IEEE, 2015.
  24. S. Stanzione, D. Puntin, and G. Iannaccone, “CMOS silicon physical unclonable functions based on intrinsic process variability,” IEEE Journal of Solid-State Circuits, vol. 46, no. 6, pp. 1456–1463, 2011.
Citations (11)
View on Semantic Scholar

Summary

No one has generated a summary of this paper yet.

Sign Up to Summarize

Paper to Video (Beta)

No one has generated a video about this paper yet.

Sign Up to Generate All Videos Subscribe on YouTube

Whiteboard

No one has generated a whiteboard explanation for this paper yet.

Sign Up to Generate

Open Problems

We haven't generated a list of open problems mentioned in this paper yet.

Generate Now

Continue Learning

We haven't generated follow-up questions for this paper yet.

Generate Now

Collections

Sign up for free to add this paper to one or more collections.

Sign Up