Papers
Topics
Authors
Recent
Search
2000 character limit reached

An Implementation of the Optimal Scheme for Energy Efficient Bus Encoding

Published 11 Mar 2023 in cs.IT and math.IT | (2303.06409v2)

Abstract: In computer system buses, most of the energy is spent to change the voltage of each line from high to low or vice versa. Bus encoding schemes aim to improve energy efficiency by limiting the number of transitions between successive uses of the bus. We propose an implementation of the optimal code with reduced number of clock cycles.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (39)
  1. N. Magen, A. Kolodny, U. Weiser, and N. Shamir, “Interconnect-power dissipation in a microprocessor,” in Proceedings of the 2004 international workshop on System level interconnect prediction, 2004, pp. 7–13.
  2. W. Wolf, A. A. Jerraya, and G. Martin, “Multiprocessor system-on-chip (MPSoC) technology,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 10, pp. 1701–1713, 2008.
  3. N. Jafarzadeh, M. Palesi, A. Khademzadeh, and A. Afzali-Kusha, “Data encoding techniques for reducing energy consumption in network-on-chip,” IEEE Trans. VLSI Syst., vol. 22, no. 3, pp. 675–685, March 2014.
  4. S. Velayudham, S. Rajagopal, and S.-B. Ko, “An improved low-power coding for serial network-on-chip links,” Circuits, Systems, and Signal Processing, vol. 39, no. 4, pp. 1896–1919, 2020.
  5. M. O’Connor, D. Lee, N. Chatterjee, M. B. Sullivan, and S. W. Keckler, “Saving PAM4 bus energy with SMOREs: Sparse multi-level opportunistic restricted encodings,” in 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2022.
  6. C. Peltekis, D. Filippas, G. Dimitrakopoulos, and C. Nicopoulos, “Low-power data streaming in systolic arrays with bus-invert coding and zero-value clock gating,” in 2023 12th International Conference on Modern Circuits and Systems Technologies (MOCAST), 2023.
  7. R. J. Fletcher, “Integrated circuit having outputs configured for reduced state changes,” 1987, uS Patent 4,667,337.
  8. J. Tabor, “Noise reduction using low weight and constant weight coding techniques,” Master’s thesis, EECS Dept., MIT, Tech. Rep., 1990.
  9. M. R. Stan and W. P. Burleson, “Bus-invert coding for low-power I/O,” IEEE Trans. VLSI Syst., vol. 3, no. 1, pp. 49–58, 1995.
  10. M. Stan and W. Burleson, “Low-power encodings for global communication in CMOS VLSI,” IEEE Trans. VLSI Syst., vol. 5, no. 4, pp. 444–455, Dec 1997.
  11. R. Ahlswede and Z. Zhang, “Coding for write-efficient memory,” Information and Computation, vol. 83, no. 1, pp. 80–97, 1989.
  12. L. Benini and G. De Micheli, “System-level power optimization: Techniques and tools,” ACM Trans. Des. Autom. Electron. Syst., vol. 5, no. 2, pp. 115–192, apr 2000.
  13. S.-Y. Yuan, C.-W. Huang, and S.-S. Liao, “A bus-inverted coding scheme to improve data-dependent PCI power integrity,” IEEE Trans. Electromagn. Compat., vol. 50, no. 4, pp. 985–992, 2008.
  14. S. Ghose, A. G. Yaglikçi, R. Gupta, D. Lee, K. Kudrolli, W. X. Liu, H. Hassan, K. K. Chang, N. Chatterjee, A. Agrawal et al., “What your DRAM power models are not telling you: Lessons from a detailed experimental study,” Proceedings of the ACM on Measurement and Analysis of Computing Systems, vol. 2, no. 3, pp. 1–41, 2018.
  15. Y. Wang, L. Orosa, X. Peng, Y. Guo, S. Ghose, M. Patel, J. S. Kim, J. G. Luna, M. Sadrosadati, N. M. Ghiasi et al., “FIGARO: Improving system performance via fine-grained in-DRAM data relocation and caching,” in 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).   IEEE, 2020, pp. 313–328.
  16. D. Modenini, A. Locarini, L. Valentini, A. Faedi, P. Tortora, D. Rovelli, N. Mazzali, M. Chiani, and E. Paolini, “Two-leg deep-space relay architectures: Performance, challenges, and perspectives,” IEEE Trans. Aerosp. Electron. Syst., vol. 58, no. 5, pp. 3840–3858, 2022.
  17. J. Natesan and D. Radhakrishnan, “Shift invert coding (SINV) for low power VLSI,” in Euromicro Symposium on Digital System Design, 2004. DSD 2004., Aug 2004, pp. 190–194.
  18. L. Benini, G. De Micheli, E. Macii, M. Poncino, and S. Quer, “Power optimization of core-based systems by address bus encoding,” IEEE Trans. VLSI Syst., vol. 6, no. 4, p. 554–562, dec 1998.
  19. A. Park and R. Maeder, “Codes to reduce switching transients across VLSI I/O pins,” SIGARCH Comput. Archit. News, vol. 20, no. 4, p. 17–21, sep 1992.
  20. K. Nakamura and M. A. Horowitz, “A 50% noise reduction interface using low-weight coding,” in 1996 Symposium on VLSI Circuits. Digest of Technical Papers.   IEEE, 1996, pp. 144–145.
  21. S. Komatsu, M. Ikeda, and K. Asada, “Low power chip interface based on bus data encoding with adaptive code-book method,” in Proceedings Ninth Great Lakes Symposium on VLSI.   IEEE, 1999, pp. 368–371.
  22. M. Alamgir, I. I. Basith, T. Supon, and R. Rashidzadeh, “Improved bus-shift coding for low-power I/O,” in 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 2015, pp. 2940–2943.
  23. S. Kang and J. Park, “Data bus inversion encoding for improving the power efficiency of SERDES-containing data bus,” in 2022 19th International SoC Design Conference (ISOCC), 2022.
  24. M. Chennakesavulu, T. J. Prasad, and V. Sumalatha, “Data encoding techniques to improve the performance of system on chip,” Journ. of KSUCI, Elsevier, vol. 34, no. 2, pp. 492–503, 2022.
  25. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, “Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems,” in Proceedings of the 7th Great Lakes Symposium on VLSI.   USA: IEEE Computer Society, 1997.
  26. E. Musoll, T. Lang, and J. Cortadella, “Working-zone encoding for reducing the energy in microprocessor address buses,” IEEE Trans. VLSI Syst., vol. 6, no. 4, pp. 568–572, 1998.
  27. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, “A coding framework for low-power address and data busses,” IEEE Trans. VLSI Syst., vol. 7, no. 2, p. 212–221, jun 1999.
  28. S. Ramprasad, N. Shanbhag, and I. Hajj, “Information-theoretic bounds on average signal transition activity,” IEEE Trans. VLSI Syst., vol. 7, no. 3, pp. 359–368, Sep. 1999.
  29. L. Benini, A. Macii, M. Poncino, and R. Scarsi, “Architectures and synthesis algorithms for power-efficient bus interfaces,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 9, pp. 969–980, 2000.
  30. W. Fornaciari, M. Polentarutti, D. Sciuto, and C. Silvano, “Power optimization of system-level address buses based on software profiling,” in Proceedings of the Eighth International Workshop on Hardware/Software Codesign.   New York, NY, USA: Association for Computing Machinery, 2000, p. 29–33.
  31. T. Lv, J. Henkel, H. Lekatsas, and W. Wolf, “A dictionary-based en/decoding scheme for low-power data buses,” IEEE Trans. VLSI Syst., vol. 11, no. 5, pp. 943–951, Oct 2003.
  32. A. Sundhar, R. Valli, J. Navajothy, P. Bhyravaswamy, and S. Sivapritha, “Design and implementation of power efficient encoder for transition reduction in off-chip buses using adaptive bus encoding technique,” in 2019 IEEE Internat. Conf. on System, Computation, Automation and Networking (ICSCAN), 2019.
  33. G. D. Cohen, “Applications of coding theory to communication combinatorial problems,” Discrete Mathematics, vol. 83, no. 2, pp. 237–248, 1990.
  34. F.-W. Fu and R. Yeung, “On the capacity and error-correcting codes of write-efficient memories,” IEEE Trans. Inf. Theory, vol. 46, no. 7, pp. 2299–2314, 2000.
  35. A. N. Jacobvitz, R. Calderbank, and D. J. Sorin, “Coset coding to extend the lifetime of memory,” in 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), 2013, pp. 222–233.
  36. M. Elia, “Algebraic decoding of the (23,12,7) Golay code,” IEEE Trans. Inf. Theory, vol. 33, no. 1, pp. 150–151, 1987.
  37. S.-W. Wei and C.-H. Wei, “On high-speed decoding of the (23,12,7) Golay code,” IEEE Trans. Inf. Theory, vol. 36, no. 3, pp. 692–695, 1990.
  38. L. Davisson, “Comments on ”sequence time coading for data compression”,” Proceedings of the IEEE, vol. 54, no. 12, pp. 2010–2010, 1966.
  39. T. Cover, “Enumerative source encoding,” IEEE Transactions on Information Theory, vol. 19, no. 1, pp. 73–77, 1973.

Summary

No one has generated a summary of this paper yet.

Sign Up to Summarize

Paper to Video (Beta)

No one has generated a video about this paper yet.

Sign Up to Generate All Videos Subscribe on YouTube

Whiteboard

No one has generated a whiteboard explanation for this paper yet.

Sign Up to Generate

Open Problems

We haven't generated a list of open problems mentioned in this paper yet.

Generate Now

Continue Learning

We haven't generated follow-up questions for this paper yet.

Generate Now

Collections

Sign up for free to add this paper to one or more collections.

Sign Up

Tweets

Sign up for free to view the 1 tweet with 0 likes about this paper.

Sign Up for Free