2000 character limit reached
Microprocessor Design with Dynamic Clock Source and Multi-Width Instructions (2211.04455v2)
Published 8 Nov 2022 in cs.AR, cs.SY, and eess.SY
Abstract: This paper introduces a novel 32-bit microprocessor, based on the RISC-V instruction set architecture, is designed,utilising a dynamic clock source to achieve high efficiency, overcoming the limitations of hardware delays. In addition, the microprocessor is also aimed to operate with both base (32-bit) instructions and 16-bit compressed instructions. The testing of the design is carried out using ModelSim with an ideal result.
Collections
Sign up for free to add this paper to one or more collections.
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.