Papers
Topics
Authors
Recent
Gemini 2.5 Flash
Gemini 2.5 Flash
167 tokens/sec
GPT-4o
7 tokens/sec
Gemini 2.5 Pro Pro
42 tokens/sec
o3 Pro
4 tokens/sec
GPT-4.1 Pro
38 tokens/sec
DeepSeek R1 via Azure Pro
28 tokens/sec
2000 character limit reached

Virtuoso: An Open-Source, Comprehensive and Modular Simulation Framework for Virtual Memory Research (2403.04635v1)

Published 7 Mar 2024 in cs.AR and cs.OS

Abstract: Virtual memory is a cornerstone of modern computing systems.Introduced as one of the earliest instances of hardware-software co-design, VM facilitates programmer-transparent memory man agement, data sharing, process isolation and memory protection. Evaluating the efficiency of various virtual memory (VM) designs is crucial (i) given their significant impact on the system, including the CPU caches, the main memory, and the storage device and (ii) given that different system architectures might benefit from various VM techniques. Such an evaluation is not straightforward, as it heavily hinges on modeling the interplay between different VM techniques and the interactions of VM with the system architecture. Modern simulators, however, struggle to keep up with the rapid VM research developments, lacking the capability to model a wide range of contemporary VM techniques and their interactions. To this end, we present Virtuoso, an open-source, comprehensive and modular simulation framework that models various VM designs to establish a common ground for virtual memory research. We demonstrate the versatility and the potential of Virtuoso with four new case studies. Virtuoso is freely open-source and can be found at https://github.com/CMU-SAFARI/Virtuoso.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (55)
  1. DaxVM: Stressing the Limits of Memory as a File Interface. In MICRO 2022.
  2. Efficient Virtual Memory for Big Memory Servers. In ISCA 2013.
  3. Mosaic Pages: Big TLB Reach with Small Pages. In ASPLOS 2023.
  4. Graph 500. Graph 500 Large-Scale Benchmarks. http://www.graph500.org/.
  5. The Architectural Implications of Facebook’s DNN-based Personalized Recommendation. In arXiv 2019.
  6. Hpsresearchgroup. “hpsresearchgroup/scarab: Joint hps and eth repository to work towards open sourcing scarab and ramulator.”. https://github.com/hpsresearchgroup/scarab.
  7. NeuMMU: Architectural Support for Efficient Address Translations in Neural Processing Units. In ASPLOS ’20.
  8. Intel Corp. 3rd Generation Intel® Xeon® Scalable processore. https://www.intel.com/content/www/us/en/products/docs/processors/embedded/3rd-gen-xeon-scalable-iot-product-brief.html.
  9. Coordinated and Efficient Huge Page Management with Ingens. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16).
  10. Page Size Aware Cache Prefetching. In MICRO 2022.
  11. Practical, Transparent Operating System Support for Superpages. In OSDI.
  12. D. Ernst T. Austin, E. Larson. SimpleScalar: an infrastructure for computer system modeling. In Computer, ( Volume: 35, Issue: 2, February 2002). IEEE, 59–67.
  13. Mondrian Memory Protection. In ASPLOS.
  14. The HPC Challenge (HPCC) Benchmark Suite. In SC.
  15. M.T. Yourst. PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator (IEEE International Symposium on Performance Analysis of Systems and Software).
  16. Accelerating Two-Dimensional Page Walks for Virtualized Systems. In ASPLOS.
  17. SpecTLB: A Mechanism for Speculative Address Translation. In ISCA.
  18. The gem5 Simulator. Comput. Archit. News (2011).
  19. Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-Core Simulations. In SC.
  20. Jonathan Corbet. Transparent Huge Pages in 2.6.38. https://lwn.net/inproceedingss/423584/.
  21. Reducing Memory Reference Energy with Opportunistic Virtual Caching. In ISCA.
  22. CoLT: Coalesced Large-Reach TLBs. In MICRO.
  23. Multi2Sim: A Simulation Framework for CPU-GPU Computing. In PACT.
  24. ZSim: Fast and Accurate Microarchitectural Simulation of Thousand-Core Systems. In ISCA.
  25. Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks. In MICRO.
  26. Supporting Superpages in Non-Contiguous Physical Memory. In HPCA.
  27. Redundant Memory Mappings for Fast Access to Large Memories. In ISCA.
  28. Ramulator: A Fast and Extensible DRAM Simulator. In CAL.
  29. Agile Paging: Exceeding the Best of Nested and Shadow Paging. In ISCA.
  30. Hash, Don’t Cache (the Page Table). In SIGMETRICS.
  31. Utility-Based Hybrid Memory Management. In CLUSTER.
  32. CSALT: Context Switch Aware Large TLB. In MICRO.
  33. Near-Memory Address Translation. In PACT.
  34. RethInking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB. In ISCA.
  35. A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory. In ISCA.
  36. Janus: Optimizing Memory and Storage Support for Non-Volatile Memory Systems. In ISCA.
  37. Hawkeye: Efficient Fine-grained OS Support for Huge Pages. In ASPLOS.
  38. Translation Ranger: Operating System Support for Contiguity-Aware TLBs. In ISCA.
  39. Enhancing and Exploiting Contiguity for Fast Memory Virtualization. In ISCA.
  40. The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework. In ISCA.
  41. Centaur: A Chiplet-based, Hybrid Sparse-Dense Accelerator for Personalized Recommendations. In 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).
  42. A Case for Hardware-Based Demand Paging. In 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 1103–1116. https://doi.org/10.1109/ISCA45697.2020.00093
  43. Elastic Cuckoo Page Tables: Rethinking Virtual Memory Translation for Parallelism. In ASPLOS.
  44. Rebooting Virtual Memory with Midgard. In ISCA.
  45. PTEMagnet: FIne-graIned Physical Memory Reservation for Faster Page Walks in Public Clouds. In ASPLOS.
  46. GenomicsBench: A Benchmark Suite for Genomics. In ISPASS.
  47. Exploiting Page Table Locality for Agile TLB Prefetching. In ISCA.
  48. The Championship Simulator: Architectural Simulation for Education and Competition. In arXiv.
  49. Every Walk’s a Hit: Making Page Walks Single-Access Cache Hits. In ASPLOS.
  50. Parallel Virtualized Memory Translation with Nested Elastic Cuckoo Page Tables. In ASPLOS.
  51. Reducing Minor Page Fault Overheads through Enhanced Page Walker. ACM Trans. Archit. Code Optim.
  52. Utopia: Efficient Address Translation using Hybrid Virtual-to-Physical Address Mapping. arXiv:2211.12205 [cs.AR]
  53. Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources. In MICRO.
  54. Memory-Efficient Hashed Page Tables. In 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 1221–1235. https://doi.org/10.1109/HPCA56546.2023.10071061
  55. Contiguitas: the Pursuit of Physical Memory Contiguity in Datacenters. In ISCA.
Citations (2)
View on Semantic Scholar

Summary

We haven't generated a summary for this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Summarize Now
Youtube Logo Streamline Icon: https://streamlinehq.com

YouTube