Papers
Topics
Authors
Recent
Search
2000 character limit reached

How to Choose the Best CMOS Technology for Your Application

Published 22 Dec 2022 in eess.SY and cs.SY | (2212.11587v1)

Abstract: Complementary-metal-oxide-semiconductor (CMOS) is the most widely spread technology for integrated circuits fabrication. Each foundry offers different technology nodes that are characterized by the minimum feature size, which is the smallest dimension that can be fabricated using photo-lithography with the required precision. The minimum feature size ranges from 350nm to 5nm. Each designer has to select the best technology for implementing their designs, and the designer has to specify the foundry, the technology node, and any additional features like the number of metal layers, and MIM capacitor density. In this white paper, we will describe the various trade-offs while selecting the optimal technology node for power management. You will learn 1) Semiconductor products business models 2) fabrication technologies features 3) how to select the optimal technology node for fabrication according to the application, 4) how the cost of a silicon chip scales with the sales of your design.

Summary

Paper to Video (Beta)

Whiteboard

No one has generated a whiteboard explanation for this paper yet.

Open Problems

We haven't generated a list of open problems mentioned in this paper yet.

Continue Learning

We haven't generated follow-up questions for this paper yet.

Authors (1)

Collections

Sign up for free to add this paper to one or more collections.