2000 character limit reached
Delay Monitor Circuit for Sensitive Nodes in SRAM-Based FPGA
Published 30 Jul 2018 in physics.space-ph, cs.AR, and physics.ins-det | (1807.11311v1)
Abstract: This paper presents a novel monitor circuit architecture and experiments performed for detection of extra combinational delays in a high frequency SRAM-Based FPGA on delay sensitive nodes due to transient ionizing radiation.
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.
Top Community Prompts
Collections
Sign up for free to add this paper to one or more collections.