Papers
Topics
Authors
Recent
Search
2000 character limit reached

A compact Verilog-A ReRAM switching model

Published 3 Mar 2017 in cs.ET | (1703.01167v1)

Abstract: The translation of emerging application concepts that exploit Resistive Random Access Memory (ReRAM) into large-scale practical systems requires realistic, yet computationally efficient, empirical models that can capture all observed physical devices. Here, we present a Verilog-A ReRAM model built upon experimental routines performed on TiOx-based prototypes. This model was based on custom biasing protocols, specifically designed to reveal device switching rate dependencies on a) bias voltage and b) initial resistive state. Our model is based on the assumption that a stationary switching rate surface m(R,v) exists for sufficiently low voltage stimulation. The proposed model comes in compact form as it is expressed by a simple voltage dependent exponential function multiplied with a voltage and initial resistive state dependent second order polynomial expression, which makes it suitable for fast and/or large-scale simulations.

Citations (16)

Summary

Paper to Video (Beta)

Whiteboard

No one has generated a whiteboard explanation for this paper yet.

Open Problems

We haven't generated a list of open problems mentioned in this paper yet.

Continue Learning

We haven't generated follow-up questions for this paper yet.

Collections

Sign up for free to add this paper to one or more collections.