Papers
Topics
Authors
Recent
Search
2000 character limit reached

A Joint Optimization of Buffer and Splitter Insertion for Phase-Skipping Adiabatic Quantum-Flux-Parametron Circuits

Published 14 Jan 2024 in cs.ET | (2401.07393v2)

Abstract: Adiabatic Quantum-Flux-Parametron (AQFP) logic is a promising emerging device technology with six orders of magnitude lower power than CMOS. However, AQFP is challenged by the fact that every gate must be clocked, where proper data transfer requires connected gates to have shifted but overlapping clocks. As a result, buffers need to be used to balance re-convergent logic paths, a problem that is exacerbated by every multi-node fanout needing a tree of clocked splitters. Recent AQFP circuit design techniques have offered an opportunity to reduce buffer costs by supporting a notion of phase-skipping but the EDA support for these advanced circuits is limited. This paper proposes the first algorithm to optimize buffer and splitter insertion for phase-skipping AQFP circuits and achieves over 31\% savings over existing buffer reduction schemes and up to 74\% savings in buffers and splitter costs over the SOTA non-phase skipping circuits.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (24)
  1. G. E. Moore, “Cramming more components onto integrated circuits, reprinted from electronics, volume 38, number 8, april 19, 1965, pp.114 ff.” IEEE Solid-State Circuits Society Newsletter, vol. 11, no. 3, pp. 33–35, 2006.
  2. T. N. Theis and H.-S. P. Wong, “The end of moore’s law: A new beginning for information technology,” Computing in Science & Engineering, vol. 19, no. 2, pp. 41–50, 2017.
  3. K. Likharev and V. Semenov, “RSFQ logic/memory family: a new josephson-junction technology for sub-terahertz-clock-frequency digital systems,” IEEE TASC, vol. 1, no. 1, pp. 3–28, 1991.
  4. D. E. Kirichenko, S. Sarwana, and A. F. Kirichenko, “Zero static power dissipation biasing of rsfq circuits,” IEEE TASC, vol. 21, no. 3, pp. 776–779, 2011.
  5. O. A. Mukhanov, “Energy-efficient single flux quantum technology,” IEEE TASC, vol. 21, no. 3, pp. 760–769, 2011.
  6. Q. P. Herr, A. Y. Herr, O. T. Oberg, and A. G. Ioannidis, “Ultra-low-power superconductor logic,” Journal of Applied Physics, vol. 109, no. 10, May 2011. [Online]. Available: http://dx.doi.org/10.1063/1.3585849
  7. M. Tanaka, M. Ito, A. Kitayama, T. Kouketsu, and A. Fujimaki, “18-ghz, 4.0-aj/bit operation of ultra-low-energy rapid single-flux-quantum shift registers,” Japanese Journal of Applied Physics, vol. 51, no. 5R, p. 053102, may 2012. [Online]. Available: https://dx.doi.org/10.1143/JJAP.51.053102
  8. N. Yoshikawa and Y. Kato, “Reduction of power consumption of rsfq circuits by inductance-load biasing,” Superconductor Science and Technology, vol. 12, no. 11, p. 918, nov 1999. [Online]. Available: https://dx.doi.org/10.1088/0953-2048/12/11/367
  9. N. Takeuchi, D. Ozawa, Y. Yamanashi, and N. Yoshikawa, “An adiabatic quantum flux parametron as an ultra-low-power logic device,” Superconductor Science and Technology, vol. 26, no. 3, p. 035010, jan 2013. [Online]. Available: https://dx.doi.org/10.1088/0953-2048/26/3/035010
  10. Y. Okuma, N. Takeuchi, Y. Yamanashi, and N. Yoshikawa, “Miniaturization of adiabatic quantum-flux-parametron circuits by adopting offset buffers,” Superconductor Science and Technology, vol. 32, no. 6, p. 065007, may 2019. [Online]. Available: https://dx.doi.org/10.1088/1361-6668/ab1672
  11. O. Chen, R. Cai, Y. Wang, F. Ke, T. Yamae, R. Saito, N. Takeuchi, and N. Yoshikawa, “Adiabatic quantum-flux-parametron: Towards building extremely energy-efficient circuits and systems,” Scientific reports, vol. 9, no. 1, p. 10514, 2019.
  12. C. L. Ayala, R. Saito, T. Tanaka, O. Chen, N. Takeuchi, Y. He, and N. Yoshikawa, “A semi-custom design methodology and environment for implementing superconductor adiabatic quantum-flux-parametron microprocessors,” Superconductor Science and Technology, vol. 33, no. 5, p. 054006, mar 2020. [Online]. Available: https://dx.doi.org/10.1088/1361-6668/ab7ec3
  13. C.-Y. Huang, Y.-C. Chang, M.-J. Tsai, and T.-Y. Ho, “An optimal algorithm for splitter and buffer insertion in adiabatic quantum-flux-parametron circuits,” in 2021 IEEE (ICCAD), 2021, pp. 1–8.
  14. R. Cai, O. Chen, A. Ren, N. Liu, N. Yoshikawa, and Y. Wang, “A buffer and splitter insertion framework for adiabatic quantum-flux-parametron superconducting circuits,” in 2019 IEEE (ICCD), 2019, pp. 429–436.
  15. A. T. Calvino and G. De Micheli, “Depth-optimal buffer and splitter insertion and optimization in aqfp circuits,” in 2023 28th ASP-DAC, 2023, pp. 152–158.
  16. S.-Y. Lee, H. Riener, and G. De Micheli, “Beyond local optimality of buffer and splitter insertion for aqfp circuits,” in 59th Design Automation Conference, ser. DAC ’22.   New York, NY, USA: Association for Computing Machinery, 2022, p. 445–450. [Online]. Available: https://doi.org/10.1145/3489517.3530661
  17. R. Fu, M. Wang, Y. Kan, N. Yoshikawa, T.-Y. Ho, and O. Chen, “A global optimization algorithm for buffer and splitter insertion in adiabatic quantum-flux-parametron circuits,” in 2023 28th ASP-DAC, 2023, pp. 769–774.
  18. R. Saito, C. L. Ayala, and N. Yoshikawa, “Buffer reduction via n-phase clocking in adiabatic quantum-flux-parametron benchmark circuits,” IEEE Transactions on Applied Superconductivity, vol. 31, no. 6, pp. 1–8, 2021.
  19. N. Takeuchi, M. Nozoe, Y. He, and N. Yoshikawa, “Low-latency adiabatic superconductor logic using delay-line clocking,” Applied Physics Letters, vol. 115, no. 7, p. 072601, 08 2019. [Online]. Available: https://doi.org/10.1063/1.5111599
  20. T. Yamae, N. Takeuchi, and N. Yoshikawa, “Adiabatic quantum-flux-parametron with delay-line clocking: logic gate demonstration and phase skipping operation,” Superconductor Science and Technology, vol. 34, no. 12, p. 125002, Oct. 2021. [Online]. Available: http://dx.doi.org/10.1088/1361-6668/ac2e9f
  21. N. Takeuchi, Y. Yamanashi, and N. Yoshikawa, “Adiabatic quantum-flux-parametron cell library adopting minimalist design,” Journal of Applied Physics, vol. 117, no. 17, p. 173912, 05 2015. [Online]. Available: https://doi.org/10.1063/1.4919838
  22. N. Takeuchi, S. Nagasawa, F. China, T. Ando, M. Hidaka, Y. Yamanashi, and N. Yoshikawa, “Adiabatic quantum-flux-parametron cell library designed using a 10 ka c⁢m2𝑐superscript𝑚2cm^{2}italic_c italic_m start_POSTSUPERSCRIPT 2 end_POSTSUPERSCRIPT niobium fabrication process,” Superconductor Science and Technology, vol. 30, no. 3, p. 035002, jan 2017. [Online]. Available: https://dx.doi.org/10.1088/1361-6668/aa52f3
  23. C. E. Leiserson and J. B. Saxe, “Retiming synchronous circuitry,” Algorithmica, vol. 6, no. 1-6, pp. 5–35, 1991.
  24. EPFL, “Iscas’85 and simple arithmetic benchmarks.” 2021. [Online]. Available: https://github.com/lsils/SCE-benchmarks
Citations (1)
View on Semantic Scholar

Summary

No one has generated a summary of this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Sign Up to Summarize

Paper to Video (Beta)

Whiteboard

No one has generated a whiteboard explanation for this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Sign Up to Generate

Open Problems

We haven't generated a list of open problems mentioned in this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Generate Now

Continue Learning

We haven't generated follow-up questions for this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Generate Now

Collections

Sign up for free to add this paper to one or more collections.

User Circle Single Streamline Icon: https://streamlinehq.com Sign Up