Noise Analysis for Performance Evaluation of Biopotential Recording Front-Ends
Abstract: Noise efficiency factor (NEF) and power efficiency factor (PEF) are widely used as the figure of merit to quantify the performance of biopotential recording front-ends. NEF and PEF are discussed from the noise analysis to the trend survey. To provide a comprehensive performance comparison of the front-ends, the performance mapping is developed using the design parameters of the technology node, NEF, PEF, |PEF - NEF|, and supply voltage. Using |PEF - NEF| provides how well a front-end balances between current-noise efficiency and power-noise efficiency, in other words, how biased a front-end is between current- and power-noise efficiencies. Also, the performance mappings of different front-end architectures are presented.
- T. Lee and M. Je, “Trend investigation of biopotential recording front-end channels for invasive and non-invasive applications,” arXiv preprint arXiv:2305.13463, pp. 1–31, May 2023.
- T. Lee and M. Je, “Brief architectural survey of biopotential recording front-ends since the 1970s,” arXiv preprint arXiv:2309.11612, pp. 1–5, Sept. 2023.
- R. R. Harrison and C. Charles, “A low-power low-noise CMOS amplifier for neural recording applications,” IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 958–965, Jun. 2003.
- G. Atzeni, A. Novello, G. Cristiano, J. Liao, and T. Jang, “A 0.45/0.2-NEF/PEF 12-nV/Hz𝐻𝑧\sqrt{Hz}square-root start_ARG italic_H italic_z end_ARG highly configurable discrete-time low-noise amplifier,” IEEE Solid-State Circuits Lett., vol. 3, pp. 486–489, Oct. 2020.
- M. S. J. Steyaert, W. M. C. Sansen, and C. Zhongyuan, “A micropower low-noise monolithic instrumentation amplifier for medical purposes,” IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1163–1168, Dec. 1987.
- R. Muller, S. Gambini, and J. M. Rabaey, “A 0.013 mm2, 5 μ𝜇\muitalic_μW, DC-coupled neural signal acquisition IC with 0.5 V supply,” IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 232–243, Jan. 2012.
- D. Han, Y. Zheng, R. Rajkumar, G. S. Dawe, and M. Je, “A 0.45 V 100-channel neural-recording IC with sub-μ𝜇\muitalic_μW/channel consumption in 0.18 μ𝜇\muitalic_μm CMOS,” IEEE Trans. Biomed. Circuits Syst., vol. 7, no. 6, pp. 735–746, Dec. 2013.
- F. M. Yaul and A. P. Chandrakasan, “A noise-efficient 36 nV/Hz𝐻𝑧\sqrt{Hz}square-root start_ARG italic_H italic_z end_ARG chopper amplifier using an inverter-based 0.2-V supply input stage,” IEEE J. Solid-State Circuits, vol. 52, no. 11, pp. 3032–3042, Nov. 2017.
- M. R. Pazhouhandeh, M. Chang, T. A. Valiante, and R. Genov, “Track-and-zoom neural analog-to-digital converter with blind stimulation artifact rejection,” IEEE J. Solid-State Circuits, vol. 55, no. 7, pp. 1984–1997, Jul. 2020.
- J. Huang and P. P. Mercier, “A 112-dB SFDR 89-dB SNDR VCO-based sensor front-end enabled by background-calibrated differential pulse code modulation,” IEEE J. Solid-State Circuits, vol. 56, no. 4, pp. 1046–1057, Apr. 2021.
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.
Top Community Prompts
Collections
Sign up for free to add this paper to one or more collections.