KALAM: toolKit for Automating high-Level synthesis of Analog computing systeMs (2410.22946v1)
Abstract: Diverse computing paradigms have emerged to meet the growing needs for intelligent energy-efficient systems. The Margin Propagation (MP) framework, being one such initiative in the analog computing domain, stands out due to its scalability across biasing conditions, temperatures, and diminishing process technology nodes. However, the lack of digital-like automation tools for designing analog systems (including that of MP analog) hinders their adoption for designing large systems. The inherent scalability and modularity of MP systems present a unique opportunity in this regard. This paper introduces KALAM (toolKit for Automating high-Level synthesis of Analog computing systeMs), which leverages factor graphs as the foundational paradigm for synthesizing MP-based analog computing systems. Factor graphs are the basis of various signal processing tasks and, when coupled with MP, can be used to design scalable and energy-efficient analog signal processors. Using Python scripting language, the KALAM automation flow translates an input factor graph to its equivalent SPICE-compatible circuit netlist that can be used to validate the intended functionality. KALAM also allows the integration of design optimization strategies such as precision tuning, variable elimination, and mathematical simplification. We demonstrate KALAM's versatility for tasks such as Bayesian inference, Low-Density Parity Check (LDPC) decoding, and Artificial Neural Networks (ANN). Simulation results of the netlists align closely with software implementations, affirming the efficacy of our proposed automation tool.
- “Decadal Plan for Semiconductors - SRC — src.org,” https://www.src.org/about/decadal-plan/, [Accessed 26-08-2024].
- G. Ming and S. Chakrabartty, “A 100 pJ/bit, (32,8) CMOS Analog Low-Density Parity-Check Decoder Based on Margin Propagation,” IEEE Journal of Solid-State Circuits, vol. 46, no. 6, pp. 1433–1442, 2011.
- P. Kumar, A. Nandi, S. Chakrabartty, and C. S. Thakur, “Process, Bias, and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 70, no. 1, pp. 128–141, 2023.
- P. Kumar, A. Nandi, S. Chakrabartty, and C. T. Singh, “Bias-Scalable Near-Memory CMOS Analog Processor for Machine Learning,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 13, no. 1, pp. 312–322, 2023.
- P. Kumar, A. Nandi, A. Saha, K. S. P. Teja, R. Das, S. Chakrabartty, and C. S. Thakur, “Aryabhat: A digital-like field programmable analog computing array for edge ai,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 71, no. 5, pp. 2252–2265, 2024.
- H.-A. Loeliger, “An introduction to factor graphs,” IEEE Signal Processing Magazine, vol. 21, no. 1, pp. 28–41, 2004.
- A. Nandi, P. Kumar, S. Chakrabartty, and C. S. Thakur, “Margin propagation based analog soft-gates for probabilistic computing,” in 2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID). Kolkata, India: IEEE, 2024, pp. 378–383.
- B. Vigoda, “Analog Logic: Continuous-Time Analog Circuits for Statistical Signal Processing,” Ph.D. dissertation, Program in Media Arts and Sciences, School of Architecture and Planning, Massachusetts Institute of Technology, 2003.
- J. Ellson, E. Gansner, L. Koutsofios, S. C. North, and G. Woodhull, “Graphviz— open source graph drawing tools,” in Graph Drawing, P. Mutzel, M. Jünger, and S. Leipert, Eds. Springer Berlin Heidelberg, 2002, pp. 483–484.
- C. S. Thakur, S. Afshar, R. M. Wang, T. J. Hamilton, J. Tapson, and A. van Schaik, “Bayesian estimation and inference using stochastic electronics,” Frontiers in Neuroscience, vol. 10, 2016.
- R. Harjani, R. Rutenbar, and L. Carley, “Analog circuit synthesis for performance in OASYS,” in [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers. IEEE, 1988, pp. 492–495.
- R. Guindi and M. Elmasry, “High-level analog synthesis using signal flow graph transformations,” in Proceedings of 8th International Application Specific Integrated Circuits Conference, 1995, pp. 366–369.
- K. Shanker and V. Vasudevan, “Synthesis of analog CMOS circuits,” in Proceedings Tenth International Conference on VLSI Design. IEEE, 1997, pp. 439–444.
- K. Zeng and S. Huss, “Structure synthesis of analog and mixed-signal circuits using partition techniques,” in 7th International Symposium on Quality Electronic Design (ISQED’06). IEEE, 2006, pp. 6 pp.–230.
- A. Das and R. Vemuri, “Topology synthesis of analog circuits based on adaptively generated building blocks,” in 2008 45th ACM/IEEE Design Automation Conference. ACM, 2008, pp. 44–49.
- M. Kubař and J. Jakovenko, “Novel analog synthesis tool implemented to the Cadence design environment,” in 2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD). IEEE, 2010, pp. 1–5.
- H.-J. Chang, Y.-L. Chen, C. Yeh, and C.-N. J. Liu, “Layout-aware analog synthesis environment with yield consideration,” in Sixteenth International Symposium on Quality Electronic Design. IEEE, 2015, pp. 589–593.
- K. Settaluri, Z. Liu, R. Khurana, A. Mirhaj, R. Jain, and B. Nikolic, “Automated design of analog circuits using reinforcement learning,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41, no. 9, pp. 2794–2807, 2022.
- W. Cao, M. Benosman, X. Zhang, and R. Ma, “Domain knowledge-infused deep learning for automated analog/radio-frequency circuit parameter optimization,” in Proceedings of the 59th ACM/IEEE Design Automation Conference, ser. DAC ’22. ACM, 2022, p. 1015–1020. [Online]. Available: https://doi.org/10.1145/3489517.3530501
- J. Lu, L. Lei, J. Huang, F. Yang, L. Shang, and X. Zeng, “Automatic Op-Amp Generation From Specification to Layout,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, no. 12, pp. 4378–4390, 2023.
- G. Linán-Cembrano, N. Lourenço, N. Horta, and J. M. de la Rosa, “Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks—A Tutorial Brief,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 71, no. 3, pp. 1677–1682, March 2024.
- Kaggle, “ Your Machine Learning and Data Science Community,” - :. [Online]. Available: https://www.kaggle.com/
- A. Ankan and A. Panda, “pgmpy: Probabilistic graphical models using python,” in Proceedings of the 14th Python in Science Conference (SCIPY 2015). Citeseer, 2015.
- J. Thorpe, “Low-Density Parity-Check (LDPC) Codes Constructed from Protographs,” IPN Progress Report, vol. 1, pp. 1–7, 2003.
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.
Top Community Prompts
Collections
Sign up for free to add this paper to one or more collections.