Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms (2407.21367v2)
Abstract: The current over-provisioned heterogeneous multi-cores require effective run-time optimization strategies, and the run-time power monitoring subsystem is paramount for their success. Several state-of-the-art methodologies address the design of a run-time power monitoring infrastructure for generic computing platforms. However, the power model's training requires time-consuming gate-level simulations that, coupled with the ever-increasing complexity of the modern heterogeneous platforms, dramatically hinder the usability of such solutions. This paper introduces Blink, a scalable framework for the fast and automated design of run-time power monitoring infrastructures targeting computing platforms implemented on FPGA. Blink optimizes the time-to-solution to deliver the run-time power monitoring infrastructure by replacing traditional methodologies' gate-level simulations and power trace computations with behavioral simulations and direct power trace measurements. Applying Blink to multiple designs mixing a set of HLS-generated accelerators from a state-of-the-art benchmark suite demonstrates an average time-to-solution speedup of 18 times without affecting the quality of the run-time power estimates.
- D. Zoni, A. Galimberti, and W. Fornaciari, “A survey on run-time power monitors at the edge,” ACM Comput. Surv., vol. 55, no. 14s, Jul 2023. [Online]. Available: https://doi.org/10.1145/3593044
- M. Najem, P. Benoit, M. El Ahmad, G. Sassatelli, and L. Torres, “A design-time method for building cost-effective run-time power monitoring,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, no. 7, pp. 1153–1166, July 2017.
- Z. Lin, W. Zhang, and S. Sharad, “Decision tree based hardware power monitoring for run time dynamic power management in fpga,” in 2017 27th International Conference on Field Programmable Logic and Applications (FPL), 2017, pp. 1–8.
- R. Rodrigues, A. Annamalai, I. Koren, and S. Kundu, “A study on the use of performance counters to estimate power in microprocessors,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 12, pp. 882–886, Dec 2013.
- M. J. Walker, S. Diestelhorst, A. Hansson, A. K. Das, S. Yang, B. M. Al-Hashimi, and G. V. Merrett, “Accurate and stable run-time power modeling for mobile and embedded cpus,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, no. 1, pp. 106–119, Jan 2017.
- Z. Xie, S. Li, M. Ma, C.-C. Chang, J. Pan, Y. Chen, and J. Hu, “Deep: Developing extremely efficient runtime on-chip power meters,” in 2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 2022, pp. 1–9.
- L. Cremona, W. Fornaciari, and D. Zoni, “Automatic identification and hardware implementation of a resource-constrained power model for embedded systems,” Sustainable Computing: Informatics and Systems, p. 100467, 2020. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S2210537920301918
- Y. Hara, H. Tomiyama, S. Honda, H. Takada, and K. Ishii, “Chstone: A benchmark program suite for practical c-based high-level synthesis,” in 2008 IEEE International Symposium on Circuits and Systems (ISCAS), 2008, pp. 1192–1195.
- D. Zoni and A. Galimberti, “Cost-effective fixed-point hardware support for risc-v embedded systems,” Journal of Systems Architecture, vol. 126, p. 102476, 2022. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S1383762122000595
- A. Galimberti, D. Galli, G. Montanaro, W. Fornaciari, and D. Zoni, “Fpga implementation of bike for quantum-resistant tls,” in 2022 25th Euromicro Conference on Digital System Design (DSD), 2022, pp. 539–547.
Sponsor
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.
Top Community Prompts
Collections
Sign up for free to add this paper to one or more collections.