Papers
Topics
Authors
Recent
Gemini 2.5 Flash
Gemini 2.5 Flash
143 tokens/sec
GPT-4o
7 tokens/sec
Gemini 2.5 Pro Pro
46 tokens/sec
o3 Pro
4 tokens/sec
GPT-4.1 Pro
38 tokens/sec
DeepSeek R1 via Azure Pro
28 tokens/sec
2000 character limit reached

Using Formal Verification to Evaluate Single Event Upsets in a RISC-V Core (2405.12089v1)

Published 20 May 2024 in cs.AR

Abstract: Reliability has been a major concern in embedded systems. Higher transistor density and lower voltage supply increase the vulnerability of embedded systems to soft errors. A Single Event Upset (SEU), which is also called a soft error, can reverse a bit in a sequential element, resulting in a system failure. Simulation-based fault injection has been widely used to evaluate reliability, as suggested by ISO26262. However, it is practically impossible to test all faults for a complex design. Random fault injection is a compromise that reduces accuracy and fault coverage. Formal verification is an alternative approach. In this paper, we use formal verification, in the form of model checking, to evaluate the hardware reliability of a RISC-V Ibex Core in the presence of soft errors. Backward tracing is performed to identify and categorize faults according to their effects (no effect, Silent Data Corruption, crashes, and hangs). By using formal verification, the entire state space and fault list can be exhaustively explored. It is found that misaligned instructions can amplify fault effects. It is also found that some bits are more vulnerable to SEUs than others. In general, most of the bits in the Ibex Core are vulnerable to Silent Data Corruption, and the second pipeline stage is more vulnerable to Silent Data Corruption than the first.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (47)
  1. S. Mittal and J. S. Vetter, “A Survey of Techniques for Modeling and Improving Reliability of Computing Systems,” IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 4, pp. 1226–1238, April 2016.
  2. A. Dixit and A. Wood, “The impact of new technology on soft error rates,” in 2011 International Reliability Physics Symposium, April 2011, pp. 5B.4.1–5B.4.7.
  3. A. Vijayan, S. Kiamehr, M. Ebrahimi, K. Chakrabarty, and M. B. Tahoori, “Online Soft-Error Vulnerability Estimation for Memory Arrays and Logic Cores,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 2, pp. 499–511, Feb 2018.
  4. X. Iturbe, B. Venu, and E. Ozer, “Soft error vulnerability assessment of the real-time safety-related ARM Cortex-R5 CPU,” in 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Sep. 2016, pp. 91–96.
  5. R. C. Baumann, “Radiation-induced soft errors in advanced semiconductor technologies,” IEEE Transactions on Device and Materials Reliability, vol. 5, no. 3, pp. 305–316, Sep. 2005.
  6. R. Travessini, P. R. C. Villa, F. L. Vargas, and E. A. Bezerra, “Processor core profiling for SEU effect analysis,” in 2018 IEEE 19th Latin-American Test Symposium (LATS), March 2018, pp. 1–6.
  7. ISO 26262-1: Road vehicles — Functional safety, ISO Std.
  8. R. Drechsler, “PolyAdd: Polynomial Formal Verification of Adder Circuits,” in 2021 24th International Symposium on Design and Diagnostics of Electronic Circuits &\&& Systems (DDECS), 2021, pp. 99–104.
  9. B. Xue and M. Zwolinski, “Using formal methods to evaluate hardware reliability in the presence of soft errors,” in 2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), 2022, pp. 29–32.
  10. E. Touloupis, J. A. Flint, V. A. Chouliaras, and D. D. Ward, “Study of the Effects of SEU-Induced Faults on a Pipeline Protected Microprocessor,” IEEE Transactions on Computers, vol. 56, no. 12, pp. 1585–1596, Dec 2007.
  11. M. Dumont, M. Lisart, and P. Maurine, “Electromagnetic Fault Injection : How Faults Occur,” in 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), 2019, pp. 9–16.
  12. D. Pierce and P. Brusius, “Electromigration: A review,” Microelectronics Reliability, vol. 37, no. 7, pp. 1053–1072, 1997, reliability Physics of Advanced Electron Devices. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0026271496002685
  13. A. Ramos, J. Maestro, and P. Reviriego, “Characterizing a RISC-V SRAM-based FPGA implementation against Single Event Upsets using fault injection,” Microelectronics Reliability, vol. 78, pp. 205 – 211, 2017.
  14. H. Cho, “Impact of Microarchitectural Differences of RISC-V Processor Cores on Soft Error Effects,” IEEE Access, vol. 6, pp. 41 302–41 313, 2018.
  15. B. Sangchoolie, K. Pattabiraman, and J. Karlsson, “One Bit is (Not) Enough: An Empirical Study of the Impact of Single and Multiple Bit-Flip Errors,” in 2017 47th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), June 2017, pp. 97–108.
  16. M. Rebaudengo, M. Reorda, and M. Violante, “Accurate Analysis of Single Event Upsets in a Pipelined Microprocessor,” Journal of Electronic Testing, vol. 19, no. 5, pp. 577–584, Oct 2003. [Online]. Available: https://doi.org/10.1023/A:1025130131636
  17. lowRISC. Ibex: An embedded 32 bit RISC-V CPU core. [Online]. Available: https://github.com/lowRISC/ibex
  18. A. Mukati, “A survey of memory error correcting techniques for improved reliability,” Journal of Network and Computer Applications, vol. 34, no. 2, pp. 517–522, 2011, efficient and Robust Security and Services of Wireless Mesh Networks. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S1084804510002043
  19. L. Cojocar, K. Razavi, C. Giuffrida, and H. Bos, “Exploiting correcting codes: On the effectiveness of ecc memory against rowhammer attacks,” in 2019 IEEE Symposium on Security and Privacy (SP).   IEEE, 2019, pp. 55–71.
  20. S. Amrutha and V. Chakravarthi, “Design of error correction engine based on flexible unequal error control code (fuec) for flash memory faults in space applications,” in Advances in Communication, Signal Processing, VLSI, and Embedded Systems, S. Kalya, M. Kulkarni, and K. Shivaprakasha, Eds.   Singapore: Springer Singapore, 2020, pp. 419–431.
  21. C. Kern and M. Greenstreet, “Formal Verification in Hardware Design: A Survey,” ACM Trans. Des. Autom. Electron. Syst., vol. 4, no. 2, pp. 123–193, Apr. 1999.
  22. C. Tuncali, G. Fainekos, D. Prokhorov, H. Ito, and J. Kapinski, “Requirements-Driven Test Generation for Autonomous Vehicles With Machine Learning Components,” IEEE Transactions on Intelligent Vehicles, vol. 5, no. 2, pp. 265–280, 2020.
  23. R. Guo, G. Yang, H. Shi, Y. Zhang, and D. Zheng, “O3-R-CP-ABE: An Efficient and Revocable Attribute-Based Encryption Scheme in the Cloud-Assisted IoMT System,” IEEE Internet of Things Journal, vol. 8, no. 11, pp. 8949–8963, 2021.
  24. A. Milne, A. Beckmann, and P. Kumar, “Cyber-Physical Trust Systems Driven by Blockchain,” IEEE Access, vol. 8, pp. 66 423–66 437, 2020.
  25. Z. Yang, H. Lei, and W. Qian, “A Hybrid Formal Verification System in Coq for Ensuring the Reliability and Security of Ethereum-Based Service Smart Contracts,” IEEE Access, vol. 8, pp. 21 411–21 436, 2020.
  26. C. Hu, W. Dong, Y. Yang, H. Shi, and G. Zhou, “Runtime Verification on Hierarchical Properties of ROS-Based Robot Swarms,” IEEE Transactions on Reliability, vol. 69, no. 2, pp. 674–689, 2020.
  27. Y. Yang, X. Li, W. Ke, and Z. Liu, “Automated Prototype Generation From Formal Requirements Model,” IEEE Transactions on Reliability, vol. 69, no. 2, pp. 632–656, 2020.
  28. T. Yamaguchi, B. Hoxha, D. Prokhorov, and J. Deshmukh, “Specification-guided Software Fault Localization for Autonomous Mobile Systems,” in 2020 18th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE), 2020, pp. 1–12.
  29. A. Samadi, M. Ammar, and O. Mohamed, “Dynamic Fault Tree Analysis and Risk Mitigation Strategies of Data Communication System via Statistical Model Checking,” in 2021 19th IEEE International New Circuits and Systems Conference (NEWCAS), 2021, pp. 1–4.
  30. V. Kumar, K. Mishra, P. Singh, A. Hati, M. Mamdikar, L. Singh, and R. Parida, “Reliability analysis and safety model checking of Safety-Critical and control Systems: A case study of NPP control system,” Annals of Nuclear Energy, vol. 166, p. 108812, 2022. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0306454921006897
  31. Q. Shao, S. Yang, C. Bian, and X. Gou, “Formal Analysis of Repairable Phased-Mission Systems With Common Cause Failures,” IEEE Transactions on Reliability, vol. 70, no. 1, pp. 416–427, 2021.
  32. R. Wang, Z. Tang, J. Gao, Z. Gao, and Z. Wang, “Probabilistic model-checking based reliability analysis for failure correlation of multi-state systems,” Quality Engineering, vol. 32, pp. 1–17, 02 2020.
  33. F. da Silva, A. Bagbaba, S. Sartoni, R. Cantoro, M. Reorda, S. Hamdioui, and C. Sauer, “Determined-Safe Faults Identification: A step towards ISO26262 hardware compliant designs,” in 2020 IEEE European Test Symposium (ETS), 2020, pp. 1–6.
  34. F. da Silva, A. Cagri Bagbaba, S. Hamdioui, and C. Sauer, “An automated formal-based approach for reducing undetected faults in ISO 26262 hardware compliant designs,” in 2021 IEEE International Test Conference (ITC), 2021, pp. 329–333.
  35. H. He, H. Kuang, L. Yang, F. Yang, Q. Wang, and W. Cao, “Automated Reliability Analysis of Redundancy Architectures Using Statistical Model Checking,” in Knowledge Science, Engineering and Management, G. Memmi, B. Yang, L. Kong, T. Zhang, and M. Qiu, Eds.   Cham: Springer International Publishing, 2022, pp. 463–476.
  36. A. Jayakumar and C. Elks, “Property-Based Fault Injection: A Novel Approach to Model-Based Fault Injection for Safety Critical Systems,” in Model-Based Safety and Assessment, M. Zeller and K. Höfig, Eds.   Cham: Springer International Publishing, 2020, pp. 115–129.
  37. A. Biere, A. Cimatti, E. Clarke, O. Strichman, and Y. Zhu, “Bounded model checking.” Handbook of satisfiability, vol. 185, no. 99, pp. 457–481, 2009.
  38. W. Zhang and Y. Gao, “A Bounded Semantics for Improving the Efficiency of Bounded Model Checking,” in 2022 26th International Conference on Engineering of Complex Computer Systems (ICECCS), 2022, pp. 97–106.
  39. W. Zhu, “Model Checking for AlphaCode-Generated Programs,” in 2022 7th International Conference on Intelligent Computing and Signal Processing (ICSP), 2022, pp. 794–798.
  40. D. Sang, J. Liu, H. Sun, J. Xu, and J. Kang, “A Novel Approach for Bounded Model Checking Through Full Parallelism,” in 2022 IEEE 22nd International Conference on Software Quality, Reliability and Security (QRS), 2022, pp. 376–387.
  41. E. Clarke, D. Kroening, J. Ouaknine, and O. Strichman, “Completeness and Complexity of Bounded Model Checking,” in Verification, Model Checking, and Abstract Interpretation, B. Steffen and G. Levi, Eds.   Berlin, Heidelberg: Springer Berlin Heidelberg, 2004, pp. 85–96.
  42. I. Konnov, H. Veith, and J. Widder, “On the Completeness of Bounded Model Checking for Threshold-Based Distributed Algorithms: Reachability,” in CONCUR 2014 – Concurrency Theory, P. Baldan and D. Gorla, Eds.   Berlin, Heidelberg: Springer Berlin Heidelberg, 2014, pp. 125–140.
  43. “IEEE Standard for Verilog Hardware Description Language,” IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001), pp. 1–590, 2006.
  44. J. Laurent, V. Beroulle, C. Deleuze, and F. Pebay-Peyroula, “Fault Injection on Hidden Registers in a RISC-V Rocket Processor and Software Countermeasures,” in 2019 Design, Automation Test in Europe Conference Exhibition (DATE), March 2019, pp. 252–255.
  45. RISC-V Instruction Set Manual, Volume I: User-Level ISA.
  46. RISC-V Instruction Set Manual, Volume II: Privileged Architecture.
  47. R. Barbosa, A. Fonseca, and F. Araujo, “Reductions and abstractions for formal verification of distributed round-based algorithms,” Software Quality Journal, vol. 29, no. 3, pp. 705–731, Sep 2021. [Online]. Available: https://doi.org/10.1007/s11219-020-09539-6

Summary

We haven't generated a summary for this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Summarize Now