Papers
Topics
Authors
Recent
Gemini 2.5 Flash
Gemini 2.5 Flash
162 tokens/sec
GPT-4o
7 tokens/sec
Gemini 2.5 Pro Pro
45 tokens/sec
o3 Pro
4 tokens/sec
GPT-4.1 Pro
38 tokens/sec
DeepSeek R1 via Azure Pro
28 tokens/sec
2000 character limit reached

A Deep-Learning Technique to Locate Cryptographic Operations in Side-Channel Traces (2402.19037v2)

Published 29 Feb 2024 in cs.CR and cs.LG

Abstract: Side-channel attacks allow extracting secret information from the execution of cryptographic primitives by correlating the partially known computed data and the measured side-channel signal. However, to set up a successful side-channel attack, the attacker has to perform i) the challenging task of locating the time instant in which the target cryptographic primitive is executed inside a side-channel trace and then ii)the time-alignment of the measured data on that time instant. This paper presents a novel deep-learning technique to locate the time instant in which the target computed cryptographic operations are executed in the side-channel trace. In contrast to state-of-the-art solutions, the proposed methodology works even in the presence of trace deformations obtained through random delay insertion techniques. We validated our proposal through a successful attack against a variety of unprotected and protected cryptographic primitives that have been executed on an FPGA-implemented system-on-chip featuring a RISC-V CPU.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (25)
  1. P. Kocher, J. Jaffe, and B. Jun, “Differential power analysis,” in Annual international cryptology conference.   Springer, 1999, pp. 388–397.
  2. E. Brier, C. Clavier, and F. Olivier, “Correlation power analysis with a leakage model,” in International workshop on cryptographic hardware and embedded systems.   Springer, 2004, pp. 16–29.
  3. S. Chari, J. R. Rao, and P. Rohatgi, “Template attacks,” in Cryptographic Hardware and Embedded Systems - CHES 2002, 4th International Workshop, Redwood Shores, CA, USA, August 13-15, 2002, Revised Papers, ser. Lecture Notes in Computer Science, vol. 2523.   Springer, 2002, pp. 13–28.
  4. H. Maghrebi, T. Portigliatti, and E. Prouff, “Breaking cryptographic implementations using deep learning techniques,” in Security, Privacy, and Applied Cryptography Engineering: 6th International Conference, SPACE 2016, Hyderabad, India, December 14-18, 2016, Proceedings 6.   Springer, 2016, pp. 3–26.
  5. E. Cagli, C. Dumas, and E. Prouff, “Convolutional neural networks with data augmentation against jitter-based countermeasures: Profiling attacks without pre-processing,” in Cryptographic Hardware and Embedded Systems–CHES 2017: 19th International Conference, Taipei, Taiwan, September 25-28, 2017, Proceedings.   Springer, 2017, pp. 45–68.
  6. Inrevium Inc., “Sasebo-gii-32.” [Online]. Available: https://digilent.com/reference/sasebo_g_ii_32/sasebo_g_ii_32
  7. NewAE Technology Inc., “Cw305 artix fpga target,” 2018. [Online]. Available: https://rtfm.newae.com/Targets/CW305%20Artix%20FPGA
  8. ——, “Chipwhisperer pro,” https://wiki.newae.com/Tutorial_P1_Using_a_Custom_Trigger, 2020.
  9. Riscure, “icwaves,” https://www.riscure.com/security-tools/inspector-hardware, 2020.
  10. A. Barenghi, G. Falcetti, and G. Pelosi, “Locating side channel leakage in time through matched filters,” Cryptography, vol. 6, no. 2, 2022.
  11. J. Trautmann, A. Beckers, L. Wouters, S. Wildermann, I. Verbauwhede, and J. Teich, “Semi-automatic locating of cryptographic operations in side-channel traces,” IACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2022, no. 1, p. 345–366, Nov. 2021.
  12. F. Durvaux, M. Renauld, F.-X. Standaert, L. van Oldeneel tot Oldenzeel, and N. Veyrat-Charvillon, “Cryptanalysis of the ches 2009/2010 random delay countermeasure,” 2012, https://eprint.iacr.org/2012/038.
  13. B. Hettwer, K. Das, S. Leger, S. Gehrer, and T. Güneysu, “Lightweight side-channel protection using dynamic clock randomization,” in 2020 30th International Conference on Field-Programmable Logic and Applications (FPL).   IEEE, 2020, pp. 200–207.
  14. Hardware-Fab, “Dl-to-locate-cos-for-sca,” https://github.com/hardware-fab/DL-to-locate-COs-for-SCA, 2024.
  15. I. Frieslaar and B. Irwin, “Investigating multi-thread utilization as a software defence mechanism against side channel attacks,” in Proceedings of the 8th International Conference on Signal Processing Systems, ser. ICSPS 2016.   New York, NY, USA: Association for Computing Machinery, 2016, p. 189–193.
  16. A. Beckers, J. Balasch, B. Gierlichs, I. Verbauwhede, F. Standaert, and E. Oswald, “Design and implementation of a waveform-matching based triggering system,” pp. 184 – 198, 2016-01-01.
  17. F. Durvaux, M. Renauld, F.-X. Standaert, L. Van Oldeneel Tot Oldenzeel, and N. Veyrat-Charvillon, “Efficient removal of random delays from embedded software implementations using hidden markov models,” in International Conference on Smart Card Research and Advanced Applications.   Springer, 2013, pp. 123–140.
  18. K. He, X. Zhang, S. Ren, and J. Sun, “Deep residual learning for image recognition,” 06 2016, pp. 770–778.
  19. S. Ioffe and C. Szegedy, “Batch normalization: Accelerating deep network training by reducing internal covariate shift,” CoRR, vol. abs/1502.03167, 2015.
  20. V. Nair and G. E. Hinton, “Rectified linear units improve restricted boltzmann machines,” in International Conference on Machine Learning, 2010.
  21. G. Scotti and D. Zoni, “A fresh view on the microarchitectural design of fpga-based risc cpus in the iot era,” Journal of Low Power Electronics and Applications, vol. 9, no. 1, 2019.
  22. D. Galli, A. Galimberti, W. Fornaciari, and D. Zoni, “On the effectiveness of true random number generators implemented on fpgas,” in International Conference on Embedded Computer Systems.   Springer, 2022, pp. 315–326.
  23. OpenSSL, “Tls/ssl and crypto library,” https://github.com/openssl/openssl, 2023.
  24. MEΛΛ\Lambdaroman_ΛITY, “Masked aes implementation,” https://github.com/CENSUS/masked-aes-c, 2020.
  25. D. P. Kingma and J. Ba, “Adam: A method for stochastic optimization,” in 3rd International Conference on Learning Representations, ICLR 2015, San Diego, CA, USA, May 7-9, 2015, Conference Track Proceedings, Y. Bengio and Y. LeCun, Eds., 2015.
Citations (4)

Summary

We haven't generated a summary for this paper yet.

X Twitter Logo Streamline Icon: https://streamlinehq.com