Papers
Topics
Authors
Recent
Gemini 2.5 Flash
Gemini 2.5 Flash
167 tokens/sec
GPT-4o
7 tokens/sec
Gemini 2.5 Pro Pro
42 tokens/sec
o3 Pro
4 tokens/sec
GPT-4.1 Pro
38 tokens/sec
DeepSeek R1 via Azure Pro
28 tokens/sec
2000 character limit reached

IMAC-Sim: A Circuit-level Simulator For In-Memory Analog Computing Architectures (2304.09252v1)

Published 18 Apr 2023 in cs.ET, cs.AR, and cs.LG

Abstract: With the increased attention to memristive-based in-memory analog computing (IMAC) architectures as an alternative for energy-hungry computer systems for machine learning applications, a tool that enables exploring their device- and circuit-level design space can significantly boost the research and development in this area. Thus, in this paper, we develop IMAC-Sim, a circuit-level simulator for the design space exploration of IMAC architectures. IMAC-Sim is a Python-based simulation framework, which creates the SPICE netlist of the IMAC circuit based on various device- and circuit-level hyperparameters selected by the user, and automatically evaluates the accuracy, power consumption, and latency of the developed circuit using a user-specified dataset. Moreover, IMAC-Sim simulates the interconnect parasitic resistance and capacitance in the IMAC architectures and is also equipped with horizontal and vertical partitioning techniques to surmount these reliability challenges. IMAC-Sim is a flexible tool that supports a broad range of device- and circuit-level hyperparameters. In this paper, we perform controlled experiments to exhibit some of the important capabilities of the IMAC-Sim, while the entirety of its features is available for researchers via an open-source tool.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (27)
  1. Yu Wang, Gu-Yeon Wei and D. Brooks “Benchmarking TPU, GPU, and CPU Platforms for Deep Learning” In ArXiv abs/1907.10701, 2019
  2. “Memory devices and applications for in-memory computing” In Nature Nanotechnology 15, 2020, pp. 529–544
  3. “Computing in Memory With Spin-Transfer Torque Magnetic RAM” In IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26.3, 2018, pp. 470–483 DOI: 10.1109/TVLSI.2017.2776954
  4. “An In-Memory Analog Computing Co-Processor for Energy-Efficient CNN Inference on Mobile Devices” In 2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2021, 2021
  5. “PUMA: A Programmable Ultra-Efficient Memristor-Based Accelerator for Machine Learning Inference” In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS ’19 Providence, RI, USA: Association for Computing Machinery, 2019, pp. 715–731
  6. “Towards 10000TOPS/W DNN Inference with Analog in-Memory Computing – A Circuit Blueprint, Device Options and Requirements” In 2019 IEEE International Electron Devices Meeting (IEDM), 2019, pp. 22.2.1–22.2.4 DOI: 10.1109/IEDM19573.2019.8993599
  7. “Dot-product engine for neuromorphic computing: Programming 1T1M crossbar to accelerate matrix-vector multiplication” In 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), 2016, pp. 1–6 DOI: 10.1145/2897937.2898010
  8. “CCCS: Customized SPICE-level Crossbar-array Circuit Simulator for In-Memory Computing” In 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 2020, pp. 1–8
  9. “MNSIM: Simulation platform for memristor-based neuromorphic computing system” In 2016 Design, Automation Test in Europe Conference Exhibition (DATE), 2016, pp. 469–474
  10. Pai-Yu Chen, Xiaochen Peng and Shimeng Yu “NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning” In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37.12, 2018, pp. 3067–3080 DOI: 10.1109/TCAD.2018.2789723
  11. “Application of the Quasi-Static Memdiode Model in Cross-Point Arrays for Large Dataset Pattern Recognition” In IEEE Access 8, 2020, pp. 202174–202193 DOI: 10.1109/ACCESS.2020.3035638
  12. Md Hasibul Amin, Mohammed Elbtity and Ramtin Zand “Interconnect Parasitics and Partitioning in Fully-Analog In-Memory Computing Architectures” In 2022 IEEE International Symposium on Circuits and Systems (ISCAS), 2022, pp. 389–393 DOI: 10.1109/ISCAS48785.2022.9937884
  13. Daniel Josell, Sywert H. Brongersma and Zsolt Tőkei “Size-Dependent Resistivity in Nanoscale Interconnects” In Annual Review of Materials Research 39.1, 2009, pp. 231–254 DOI: 10.1146/annurev-matsci-082908-145415
  14. K. Fuchs “The conductivity of thin metallic films according to the electron theory of metals” In Mathematical Proceedings of the Cambridge Philosophical Society 34.1 Cambridge University Press, 1938, pp. 100–108 DOI: 10.1017/S0305004100019952
  15. A. F. Mayadas and M. Shatzkes “Electrical-Resistivity Model for Polycrystalline Films: the Case of Arbitrary Reflection at External Surfaces” In Phys. Rev. B 1 American Physical Society, 1970, pp. 1382–1389 DOI: 10.1103/PhysRevB.1.1382
  16. “Alteration of Cu conductivity in the size effect regime” In Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures 22, 2004 DOI: 10.1116/1.1642639
  17. “Comprehensive study of the resistivity of copper wires with lateral dimensions of 100 nm and smaller” In Journal of Applied Physics 97, 2004, pp. 023706–023706 DOI: 10.1063/1.1834982
  18. “Simple formulas for two- and three-dimensional capacitances” In IEEE Transactions on Electron Devices 30.2, 1983, pp. 183–185 DOI: 10.1109/T-ED.1983.21093
  19. Md Hasibul Amin, Mohammed E. Elbtity and Ramtin Zand “Xbar-Partitioning: A Practical Way for Parasitics and Noise Tolerance in Analog IMC Circuits” In IEEE Journal on Emerging and Selected Topics in Circuits and Systems 12.4, 2022, pp. 867–877 DOI: 10.1109/JETCAS.2022.3222966
  20. “Exploring sub-20nm FinFET design with Predictive Technology Models” In DAC Design Automation Conference 2012, 2012, pp. 283–288 DOI: 10.1145/2228360.2228414
  21. “MRAM-Based Analog Sigmoid Function for In-Memory Computing” In Proceedings of the Great Lakes Symposium on VLSI 2022, GLSVLSI ’22 Irvine, CA, USA: Association for Computing Machinery, 2022, pp. 319–323 DOI: 10.1145/3526241.3530376
  22. “Layout-aware optimization of stt mrams” In 2012 Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pp. 1455–1458 DOI: 10.1109/DATE.2012.6176595
  23. R. Zand, A. Roohi and R. F. DeMara “Energy-Efficient and Process-Variation-Resilient Write Circuit Schemes for Spin Hall Effect MRAM Device” In IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25.9, 2017, pp. 2394–2401 DOI: 10.1109/TVLSI.2017.2699579
  24. Ramtin Zand, Arman Roohi and Ronald F DeMara “Fundamentals, Modeling, and Application of Magnetic Tunnel Junctions” In Nanoscale Devices: Physics, Modeling, and Their Application CRC Press, 2018, pp. 337
  25. “Analogue signal and image processing with large memristor crossbars” In Nature Electronics 1.1 Nature Publishing Group, 2018, pp. 52
  26. “Neuroinspired unsupervised learning and pruning with subquantum CBRAM arrays” In Nature communications 9.1 Nature Publishing Group, 2018, pp. 1–11
  27. “State dependence and temporal evolution of resistance in projected phase change memory” In Scientific Reports 10, 2020, pp. 8248 DOI: 10.1038/s41598-020-64826-3
Citations (2)
View on Semantic Scholar

Summary

We haven't generated a summary for this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Summarize Now