Papers
Topics
Authors
Recent
Gemini 2.5 Flash
Gemini 2.5 Flash
133 tokens/sec
GPT-4o
7 tokens/sec
Gemini 2.5 Pro Pro
46 tokens/sec
o3 Pro
4 tokens/sec
GPT-4.1 Pro
38 tokens/sec
DeepSeek R1 via Azure Pro
28 tokens/sec
2000 character limit reached

Towards scalable cryogenic quantum dot biasing using memristor-based DC sources (2404.10694v1)

Published 16 Apr 2024 in cs.ET and physics.app-ph

Abstract: Cryogenic memristor-based DC sources offer a promising avenue for in situ biasing of quantum dot arrays. In this study, we present experimental results and discuss the scaling potential for such DC sources. We first demonstrate the operation of a commercial discrete operational amplifier down to 1.2K which is used on the DC source prototype. Then, the tunability of the memristor-based DC source is validated by performing several 250mV-DC sweeps with a resolution of 10mV at room temperature and at 1.2K. Additionally, the DC source prototype exhibits a limited output drift of $\approx1\mathrm{\mu Vs{-1}}$ at 1.2K. This showcases the potential of memristor-based DC sources for quantum dot biasing. Limitations in power consumption and voltage resolution using discrete components highlight the need for a fully integrated and scalable complementary metal-oxide-semiconductor-based (CMOS-based) approach. To address this, we propose to monolithically co-integrate emerging non-volatile memories (eNVMs) and 65nm CMOS circuitry. Simulations reveal a reduction in power consumption, down to $\mathrm{10\mu W}$ per DC source and in footprint. This allows for the integration of up to one million eNVM-based DC sources at the 4.2K stage of a dilution fridge, paving the way for near term large-scale quantum computing applications.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (51)
  1. Simulated quantum computation of molecular energies. Science, 309(5741):1704–1707, September 2005.
  2. Quantum computing for finance: Overview and prospects. Reviews in Physics, 4:100028, November 2019.
  3. Quantum technologies for climate change: Preliminary assessment, 2021.
  4. Coherent control of macroscopic quantum states in a single-Cooper-pair box. Nature, 398(6730):786–788, April 1999.
  5. Quantum supremacy using a programmable superconducting processor. Nature, 574(7779):505–510, October 2019.
  6. J. I. Cirac and P. Zoller. Quantum computations with cold trapped ions. Phys. Rev. Lett., 74:4091–4094, May 1995.
  7. Quantum dynamics of single trapped ions. Rev. Mod. Phys., 75:281–324, Mar 2003.
  8. A new FDSOI spin qubit platform with 40nm effective control pitch. In 2021 IEEE International Electron Devices Meeting (IEDM), pages 1–4, 2021.
  9. An addressable quantum dot qubit with fault-tolerant control-fidelity. Nature Nanotechnology, 9(12):981–985, October 2014.
  10. Universal quantum logic in hot silicon qubits. Nature, 580(7803):355–359, April 2020.
  11. Operation of a silicon quantum processor unit cell above one kelvin. Nature, 580(7803):350–354, April 2020.
  12. A hole spin qubit in a fin field-effect transistor above 4 kelvin. Nature Electronics, 5(3):178–183, March 2022.
  13. Uniform spin qubit devices with tunable coupling in an all-silicon 300 mm integrated process. In 2021 Symposium on VLSI Circuits, pages 1–2, 2021.
  14. Qubits made by advanced semiconductor manufacturing. Nature Electronics, 5(3):184–190, mar 2022.
  15. On-chip integration of Si/SiGe-based quantum dots and switched-capacitor circuits. Applied Physics Letters, 117(14):144002, 2020.
  16. Surface codes: Towards practical large-scale quantum computation. Physical Review A, 86(3), 2012.
  17. Quantum logic with spin qubits crossing the surface code threshold. Nature, 601(7893):343–347, January 2022.
  18. Quantum dot arrays in silicon and germanium. Applied Physics Letters, 116(8), February 2020.
  19. Shared control of a 16 semiconductor quantum dot crossbar array. Nature Nanotechnology, 19(1):21–27, August 2023.
  20. Single-electron operations in a foundry-fabricated array of quantum dots. Nature Communications, 11(1), December 2020.
  21. Self-aligned gates for scalable silicon quantum computing. Applied Physics Letters, 118(10), March 2021.
  22. Cryo-CMOS for quantum computing. In 2016 IEEE International Electron Devices Meeting (IEDM), pages 13.5.1–13.5.4, 2016.
  23. Cryo-CMOS circuits and systems for quantum computing applications. IEEE Journal of Solid-State Circuits, 53(1):309–321, 2018.
  24. CMOS-based cryogenic control of silicon quantum circuits. Nature, 593(7858):205–210, May 2021.
  25. A cryogenic CMOS chip for generating control signals for multiple qubits. Nature Electronics, 4(1):64–70, January 2021.
  26. Control electronics for semiconductor spin qubits. Quantum Science and Technology, 5(1), 2019.
  27. 13.3 a 6-to-8GHz 0.17mW/qubit cryo-CMOS receiver for multiple spin qubit readout in 40nm cmos technology. In 2021 IEEE International Solid-State Circuits Conference (ISSCC), volume 64, pages 212–214, 2021.
  28. A cryo-CMOS chip that integrates silicon quantum dots and multiplexed dispersive readout electronics. Nature Electronics, December 2021.
  29. Memristor-based cryogenic programmable DC sources for scalable in situ quantum-dot control. IEEE Transactions on Electron Devices, 70(4):1989–1995, 2023.
  30. Coexistence of memristance and negative differential resistance in a nanoscale metal-oxide-metal system. Advanced Materials, 23(15):1730–1733, 2011.
  31. Investigation of resistive switching and transport mechanisms of Al22{}_{\textrm{2}}start_FLOATSUBSCRIPT 2 end_FLOATSUBSCRIPTO33{}_{\textrm{3}}start_FLOATSUBSCRIPT 3 end_FLOATSUBSCRIPT/TiO2-x2-x{}_{\textrm{2-x}}start_FLOATSUBSCRIPT 2-x end_FLOATSUBSCRIPT memristors under cryogenic conditions (1.5 K). AIP Advances, 10(2):025305, 2020.
  32. Analog programming of CMOS-compatible Al22{}_{\textrm{2}}start_FLOATSUBSCRIPT 2 end_FLOATSUBSCRIPTO33{}_{\textrm{3}}start_FLOATSUBSCRIPT 3 end_FLOATSUBSCRIPT/TiO2-x2-x{}_{\textrm{2-x}}start_FLOATSUBSCRIPT 2-x end_FLOATSUBSCRIPT memristor at 4.2 K after metal-insulator transition suppression by cryogenic reforming. Applied Physics Letters, 123(16), October 2023.
  33. Conduction mechanisms of TaN/HfOxx{}_{\textrm{x}}start_FLOATSUBSCRIPT x end_FLOATSUBSCRIPT/Ni memristors. Materials Research Express, 6(7):076411, April 2019.
  34. Low-temperature characteristics of HfOxx{}_{\textrm{x}}start_FLOATSUBSCRIPT x end_FLOATSUBSCRIPT-based resistive random access memory. IEEE Electron Device Letters, 36(6):567–569, 2015.
  35. Improved performance of Hfxx{}_{\textrm{x}}start_FLOATSUBSCRIPT x end_FLOATSUBSCRIPTZnyy{}_{\textrm{y}}start_FLOATSUBSCRIPT y end_FLOATSUBSCRIPTO-based RRAM and its switching characteristics down to 4 K temperature. Advanced Electronic Materials, 9(3), January 2023.
  36. Metallic to hopping conduction transition in Ta22{}_{\textrm{2}}start_FLOATSUBSCRIPT 2 end_FLOATSUBSCRIPTO5-x5-x{}_{\textrm{5-x}}start_FLOATSUBSCRIPT 5-x end_FLOATSUBSCRIPT/TaOyy{}_{\textrm{y}}start_FLOATSUBSCRIPT y end_FLOATSUBSCRIPT resistive switching device. Applied Physics Letters, 105(6):063508, 2014.
  37. High-gain cryogenic amplifier assembly employing a commercial CMOS operational amplifier. Review of Scientific Instruments, 86(7):073102, July 2015.
  38. Harald Homulle. Cryogenic electronics for the read-out of quantum processors. PhD thesis, TU Delft, 2019.
  39. Performance of various types of resistors at low temperatures. NASA Glenn Res. Center, Cleveland, OH, USA, GESS Rep. NAS3-00142, 2001.
  40. Advanced Micro Testing. AMT LOTUS control platfrom.
  41. Damascene versus subtractive line cmp process for resistive memory crossbars beol integration. Micro and Nano Engineering, page 100251, 2024.
  42. High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. Nanotechnology, 23(7):075201, January 2012.
  43. Accounting for memristor I-V non-linearity in low power memristive amplifiers. In 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pages 1–5, 2021.
  44. A cryogenic memristive neural decoder for fault-tolerant quantum error correction, 2023.
  45. Charge noise and spin noise in a semiconductor quantum device. 9(9):570–575, July 2013.
  46. Low-frequency charge noise in Si/SiGe quantum dots. Phys. Rev. B, 100:165305, Oct 2019.
  47. Fully CMOS-compatible passive TiO22{}_{\textrm{2}}start_FLOATSUBSCRIPT 2 end_FLOATSUBSCRIPT-based memristor crossbars for in-memory computing. Microelectronic Engineering, 255:111706, February 2022.
  48. Design procedure for two-stage cmos transconductance operational amplifiers: A tutorial. Analog Integrated Circuits and Signal Processing, 27(3):177–187, 2001.
  49. High-performance ferroelectric memory based on fully patterned tunnel junctions. Applied Physics Letters, 104(5), February 2014.
  50. Characterizing hfo2-based ferroelectric tunnel junction in cryogenic temperature. IEEE Transactions on Electron Devices, 69(10):5948–5951, October 2022.
  51. Low-power transimpedance amplifier for cryogenic integration with quantum devices. Applied Physics Reviews, 7(4):041407, December 2020.
Citations (1)
View on Semantic Scholar

Summary

We haven't generated a summary for this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Summarize Now