Application of Distributed Arithmetic to Adaptive Filtering Algorithms: Trends, Challenges and Future (2403.08099v2)
Abstract: The utilization of distributed arithmetic (DA) in AF algorithms has gained significant attention in recent years due to its potential to enhance computational efficiency and reduce resource requirements. This paper presents an exploration of the application of DA to adaptive filtering (AF) algorithms, analyzing trends, discussing challenges, and outlining future prospects. It begins by providing an overview of both DA and AF algorithms, highlighting their individual merits and established applications. Subsequently, the integration of DA into AF algorithms is explored, showcasing its ability to optimize multiply-accumulate operations and mitigate the computational burden associated with AF algorithms. Throughout the paper, the critical trends observed in the field are discussed, including advancements in DA-based hardware architectures. Moreover, the challenges encountered in implementing DA-based AF is also discussed. The continued evolution of DA techniques to cater to the demands of modern AF applications, including real-time processing, resource-constrained environments, and high-dimensional data streams is anticipated. In conclusion, this paper consolidates the current state of applying DA to AF algorithms, offering insights into prevailing trends, discussing challenges, and presenting future research and development in the field. The fusion of these two domains holds promise for achieving improved computational efficiency, reduced hardware complexity, and enhanced performance in various signal processing applications.
- S. Haykin, “Estimation theory,” Adaptive Filter Theory, Upper Saddle River, NJ: Prentice-Hall, pp. 899–904, 1996.
- M. D. Zoltowski, M. Joham, and S. Chowdhury, “Recent advances in reduced-rank adaptive filtering with application to high-speed wireless communications,” Digital Wireless Communication III, vol. 4395, pp. 1–15, 2001.
- P. He, G. Wilson, and C. Russell, “Removal of ocular artifacts from electro-encephalogram by adaptive filtering,” Medical and biological engineering and computing, vol. 42, pp. 407–412, 2004.
- B. Widrow, P. Mantey, L. Griffiths, and B. Goode, “Adaptive antenna systems,” Proceedings of the IEEE, vol. 55, no. 12, pp. 2143–2159, 1967.
- B. Widrow, J. McCool, M. G. Larimore, and C. R. Johnson, “Stationary and nonstationary learning characteristics of the lms adaptive filter,” in Aspects of signal processing. Springer, 1977, pp. 355–393.
- K. Ozeki and T. Umeda, “An adaptive filtering algorithm using an orthogonal projection to an affine subspace and its properties,” Electronics and Communications in Japan (Part I: Communications), vol. 67, no. 5, pp. 19–27, 1984.
- J. Cioffi and T. Kailath, “Fast, recursive-least-squares transversal filters for adaptive filtering,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 32, no. 2, pp. 304–337, 1984.
- K. W. Martin and M. T. Sun, “Adaptive filters suitable for real-time spectral analysis,” IEEE journal of solid-state circuits, vol. 21, no. 1, pp. 108–119, 1986.
- M. T. Khan and O. Gustafsson, “Asic implementation trade-offs for high-speed lms and block lms adaptive filters,” in 2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 2022, pp. 1–4.
- G. Di Meo, D. De Caro, E. Napoli, N. Petra, and A. G. Strollo, “Low-power implementation of lms adaptive filters using scalable rounding,” in 2020 27th IEEE international conference on electronics, circuits and systems (ICECS). IEEE, 2020, pp. 1–4.
- J. Han and M. Orshansky, “Approximate computing: An emerging paradigm for energy-efficient design,” in 2013 18th IEEE European Test Symposium (ETS). IEEE, 2013, pp. 1–6.
- D.-Z. Feng and W. X. Zheng, “Fast rls-type algorithm for unbiased equation-error adaptive iir filtering based on approximate inverse-power iteration,” IEEE transactions on signal processing, vol. 53, no. 11, pp. 4169–4185, 2005.
- B. Garg, S. Dutt, and G. Sharma, “Bit-width-aware constant-delay run-time accuracy programmable adder for error-resilient applications,” Microelectronics Journal, vol. 50, pp. 1–7, 2016.
- H. Jiang, L. Liu, P. P. Jonker, D. G. Elliott, F. Lombardi, and J. Han, “A high-performance and energy-efficient fir adaptive filter using approximate distributed arithmetic circuits,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 1, pp. 313–326, 2018.
- A. Croisier, D. Esteban, M. Levilion, and V. Rizo, “Digital filter for pcm encoded signals,” us patent no. 3777130,” 1973.
- A. Peled and B. Liu, “A new hardware realization of digital filters,” IEEE transactions on acoustics, speech, and signal processing, vol. 22, no. 6, pp. 456–462, 1974.
- S. A. White, “Applications of distributed arithmetic to digital signal processing: A tutorial review,” IEEE Assp Magazine, vol. 6, no. 3, pp. 4–19, 1989.
- C. Cowan and J. Mavor, “New digital adaptive-filter implementation using distributed-arithmetic techniques,” in IEE Proceedings F (Communications, Radar and Signal Processing), vol. 128, no. 4. IET, 1981, pp. 225–230.
- C. Cowan, S. Smith, and J. Elliott, “A digital adaptive filter using a memory-accumulator architecture: Theory and realization,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 31, no. 3, pp. 541–549, 1983.
- G. Sicuranza and G. Ramponi, “Adaptive nonlinear digital filters using distributed arithmetic,” IEEE transactions on acoustics, speech, and signal processing, vol. 34, no. 3, pp. 518–526, 1986.
- M. Smith, C. Cowan, and P. Adams, “Nonlinear echo cancellers based on transpose distributed arithmetic,” IEEE transactions on circuits and systems, vol. 35, no. 1, pp. 6–18, 1988.
- Y. Tsunekawa, K. Takahashi, S. Toyoda, and M. Miura, “High-performance vlsi architecture of multiplierless lms adaptive filters using distributed arithmetic,” Electronics and Communications in Japan (Part III: Fundamental Electronic Science), vol. 84, no. 5, pp. 1–12, 2001.
- P. K. Sharma, M. T. Khan, and S. R. Ahamed, “An alternative approach to design reconfigurable mixed signal vlsi da based fir filter,” in 2016 IEEE Students’ Technology Symposium (TechSym). IEEE, 2016, pp. 284–288.
- S. C. Douglas, “Introduction to adaptive filters,” in Digital signal processing fundamentals. CRC Press, 2017, pp. 467–484.
- J. Jaggernauth, A. Loui, and A. Venetsanopoulos, “Real-time image processing by distributed arithmetic implementation of two-dimensional digital filters,” IEEE transactions on acoustics, speech, and signal processing, vol. 33, no. 6, pp. 1546–1555, 1985.
- K. P. Yalamarthy, S. Dhall, M. T. Khan, and R. A. Shaik, “Low-complexity distributed-arithmetic-based pipelined architecture for an lstm network,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 2, pp. 329–338, 2019.
- M. T. Khan, H. E. Yantır, K. N. Salama, and A. M. Eltawil, “Architectural trade-off analysis for accelerating lstm network using radix-r obc scheme,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 70, no. 1, pp. 266–279, 2022.
- M. A. Alhartomi, M. T. Khan, S. Alzahrani, A. Alzahmi, R. A. Shaik, J. Hazarika, R. Alsulami, A. Alotaibi, and M. Al-Harthis, “Low-area and low-power vlsi architectures for long short-term memory networks,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2023.
- R. R. Pereira, C. H. Da Silva, L. E. B. Da Silva, G. Lambert-Torres, and J. O. Pinto, “New strategies for application of adaptive filters in active power filters,” IEEE Transactions on Industry Applications, vol. 47, no. 3, pp. 1136–1141, 2011.
- Q. Li, M. J. Zuo, and S. Y. Liang, “Prognosis of bearing degeneration using adaptive quaternion least mean biquadrate under framework of hypercomplex data,” IEEE Sensors Journal, vol. 20, no. 5, pp. 2659–2670, 2019.
- C.-Y. Chang, C.-N. Chiou, and S. M. Kuo, “A complete design of smart pad that reduces snoring,” IEEE Transactions on Consumer Electronics, 2023.
- M. T. Akhtar, “Developing a new filtered-x recursive least squares adaptive algorithm based on a robust objective function for impulsive active noise control systems,” Applied Sciences, vol. 13, no. 4, p. 2715, 2023.
- M. T. Khan and R. A. Shaik, “High-performance hardware design of block lms adaptive noise canceller for in-ear headphones,” IEEE Consumer Electronics Magazine, vol. 9, no. 3, pp. 105–113, 2020.
- Khan, Mohd Tasleem and Shaik, Rafi Ahamed, “An energy efficient vlsi architecture of decision feedback equalizer for 5g communication system,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 7, no. 4, pp. 569–581, 2017.
- M. T. Khan and S. R. Ahamed, “Low cost implementation of concurrent decision feedback equalizer using distributed arithmetic,” in 2016 1st India International Conference on Information Processing (IICIP). IEEE, 2016, pp. 1–5.
- M. T. Khan, S. R. Ahamed, and A. Chatterjee, “Efficient implementation of concurrent lookahead decision feedback equalizer using offset binary coding,” in 2016 20th International Symposium on VLSI Design and Test (VDAT). IEEE, 2016, pp. 1–6.
- D. Allred, V. Krishnan, W. Huang, and D. Anderson, “Implementation of an lms adaptive filter on an fpga employing multiplexed multiplier architecture,” in The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003, vol. 1. IEEE, 2003, pp. 918–921.
- D. J. Allred, H. Yoo, V. Krishnan, W. Huang, and D. V. Anderson, “Lms adaptive filters using distributed arithmetic for high throughput,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, no. 7, pp. 1327–1337, 2005.
- R. Guo and L. S. DeBrunner, “Two high-performance adaptive filter implementation schemes using distributed arithmetic,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 58, no. 9, pp. 600–604, 2011.
- M. S. Prakash and R. A. Shaik, “Low-area and high-throughput architecture for an adaptive filter using distributed arithmetic,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 11, pp. 781–785, 2013.
- S. Y. Park and P. K. Meher, “Low-power, high-throughput, and low-area adaptive fir filter based on distributed arithmetic,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 6, pp. 346–350, 2013.
- P. K. Meher and S. Y. Park, “High-throughput pipelined realization of adaptive fir filter based on distributed arithmetic,” in 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip. IEEE, 2011, pp. 428–433.
- M. T. Khan and R. A. Shaik, “Optimal complexity architectures for pipelined distributed arithmetic-based lms adaptive filter,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 2, pp. 630–642, 2018.
- M. T. Khan, R. A. Shaik, and S. P. Matcha, “Improved convergent distributed arithmetic based low complexity pipelined least-mean-square filter,” IET Circuits, Devices & Systems, vol. 12, no. 6, pp. 792–801, 2018.
- M. T. Khan and R. A. Shaik, “High-performance vlsi architecture of dlms adaptive filter for fast-convergence and low-mse,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 4, pp. 2106–2110, 2022.
- R. K. Sarma, M. T. Khan, R. A. Shaik, and J. Hazarika, “A novel time-shared and lut-less pipelined architecture for lms adaptive filter,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 1, pp. 188–197, 2019.
- M. T. Khan, S. R. Ahamed, and F. Brewer, “Low complexity and critical path based vlsi architecture for lms adaptive filter using distributed arithmetic,” in 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID). IEEE, 2017, pp. 127–132.
- W. Huang, V. Krishnan, and D. V. Anderson, “Conjugate distributed arithmetic adaptive fir filters and their hardware implementation,” in 2006 49th IEEE International Midwest Symposium on Circuits and Systems, vol. 2. IEEE, 2006, pp. 295–299.
- D. L. Jones, “Efficient computation of time-varying and adaptive filters,” IEEE transactions on signal processing, vol. 41, no. 3, pp. 1077–1086, 1993.
- W. Huang and D. V. Anderson, “Modified sliding-block distributed arithmetic with offset binary coding for adaptive filters,” Journal of Signal Processing Systems, vol. 63, pp. 153–163, 2011.
- C.-H. Wei and J.-J. Lou, “Multimemory block structure for implementing a digital adaptive filter using distributed arithmetic,” in IEE Proceedings G (Electronic Circuits and Systems), vol. 133, no. 1. IET, 1986, pp. 19–26.
- Y.-Y. Chiu and C.-H. Wei, “On the realization of multimemory block structure digital adaptive filter using distributed arithmetic,” Journal of the Chinese Institute of Engineers, vol. 10, no. 1, pp. 115–122, 1987.
- M. T. Khan and S. R. Ahamed, “A new high performance vlsi architecture for lms adaptive filter using distributed arithmetic,” in 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, 2017, pp. 219–224.
- M. T. Khan and S. R. Ahamed, “Area and power efficient vlsi architecture of distributed arithmetic based lms adaptive filter,” in 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID). IEEE, 2018, pp. 283–288.
- M. T. Khan, M. A. Alhartomi, S. Alzahrani, R. A. Shaik, and R. Alsulami, “Two distributed arithmetic based high throughput architectures of non-pipelined lms adaptive filters,” IEEE Access, vol. 10, pp. 76 693–76 706, 2022.
- L.-D. Van and W.-S. Feng, “An efficient systolic architecture for the dlms adaptive filter and its applications,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 4, pp. 359–366, 2001.
- B. Farhang-Boroujeny and K. S. Chan, “Analysis of the frequency-domain block lms algorithm,” IEEE Transactions on Signal Processing, vol. 48, no. 8, pp. 2332–2342, 2000.
- J. Hazarika, M. T. Khan, S. R. Ahamed, and H. B. Nemade, “An efficient implementation approach to fft processor for spectral analysis,” IEEE Transactions on Instrumentation and Measurement, 2023.
- Hazarika, Jinti and Khan, Mohd Tasleem and Ahamed, Shaik Rafi and Nemade, Harshal B, “An area and power-efficient serial commutator fft with recursive lut multiplier,” in Modelling, Simulation and Intelligent Computing: Proceedings of MoSICom 2020. Springer, 2020, pp. 92–100.
- M.T. Khan, J. Hazarika, S.R. Ahamed, and H.B. Nemade, “Energy efficient vlsi architecture of real-valued serial pipelined fft,” IET Computers & Digital Techniques, vol. 13, no. 6, pp. 461–469, 2019.
- J. Hazarika, M. T. Khan, S. R. Ahamed, and H. B. Nemade, “High performance multiplierless serial pipelined vlsi architecture for real-valued fft,” in 2019 National Conference on Communications (NCC). IEEE, 2019, pp. 1–6.
- J. Hazarika, M. T. Khan, and S. R. Ahamed, “Low-complexity continuous-flow memory-based fft architectures for real-valued signals,” in 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID). IEEE, 2019, pp. 46–51.
- S. Srivastava, P. Sharma, S. Dwivedi, A. K. Jagannatham, and L. Hanzo, “Fast block lms based estimation of angularly sparse channels for single-carrier wideband millimeter wave hybrid mimo systems,” IEEE Transactions on Vehicular Technology, vol. 70, no. 1, pp. 666–681, 2021.
- M. T. Khan and O. Gustafsson, “Analyzing step-size approximation for fixed-point implementation of lms and blms algorithms,” in 2023 IEEE Nordic Circuits and Systems Conference (NorCAS). IEEE, 2023, pp. 1–5.
- B. K. Mohanty and P. K. Meher, “A high-performance energy-efficient architecture for fir adaptive filter based on new distributed arithmetic formulation of block lms algorithm,” IEEE transactions on signal processing, vol. 61, no. 4, pp. 921–932, 2012.
- B. K. Mohanty, P. K. Meher, and S. K. Patel, “Lut optimization for distributed arithmetic-based block least mean square adaptive filter,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 5, pp. 1926–1935, 2015.
- M. T. Khan and R. A. Shaik, “Analysis and implementation of block least mean square adaptive filter using offset binary coding,” in 2018 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2018, pp. 1–5.
- M. T. Khan, J. Kumar, S. R. Ahamed, and J. Faridi, “Partial-lut designs for low-complexity realization of da-based blms adaptive filter,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 4, pp. 1188–1192, 2020.
- M. T. Khan, R. A. Shaik, and M. A. Alhartomi, “An efficient scheme for acoustic echo canceller implementation using offset binary coding,” IEEE Transactions on Instrumentation and Measurement, vol. 71, pp. 1–14, 2021.
- C. S. Wallace, “A suggestion for a fast multiplier,” IEEE Transactions on electronic Computers, no. 1, pp. 14–17, 1964.
- G. Long, F. Ling, and J. G. Proakis, “The lms algorithm with delayed coefficient adaptation,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 37, no. 9, pp. 1397–1405, 1989.
- M. T. Khan and S. R. Ahamed, “Vlsi realization of low complexity pipelined lms filter using distributed arithmetic,” in TENCON 2017-2017 IEEE Region 10 Conference. IEEE, 2017, pp. 433–438.
- J. Arenas-Garcia, A. R. Figueiras-Vidal, and A. H. Sayed, “Mean-square performance of a convex combination of two adaptive filters,” IEEE transactions on signal processing, vol. 54, no. 3, pp. 1078–1090, 2006.
- M. T. Khan and S. R. Ahamed, “Enhanced convergence distributed arithmetic based lms adaptive filter using convex combination,” in 2018 Twenty Fourth National Conference on Communications (NCC). IEEE, 2018, pp. 1–6.
- S. Baghel and R. Shaik, “Fpga implementation of fast block lms adaptive filter using distributed arithmetic for high throughput,” in 2011 International Conference on Communications and Signal Processing. IEEE, 2011, pp. 443–447.
- M. Khan, O. Gustafsson et al., “Stochastic analysis of lms algorithm with delayed block coefficient adaptation,” arXiv preprint arXiv:2306.00147, 2023.