Towards Multiphase Clocking in Single-Flux Quantum Systems (2403.05884v1)
Abstract: Rapid single-flux quantum (RSFQ) is one of the most advanced superconductive electronics technologies. SFQ systems operate at tens of gigahertz with up to three orders of magnitude smaller power as compared to CMOS. In conventional SFQ systems, most gates require clock signal. Each gate should have the fanins with equal logic depth, necessitating insertion of path-balancing (PB) DFFs, incurring prohibitive area penalty. Multiphase clocking is the effective method for reducing the path-balancing overhead at the cost of reduced throughput. However, existing tools are not directly applicable for technology mapping of multiphase systems. To overcome this limitation, in this work, we propose a technology mapping tool for multiphase systems. Our contribution is threefold. First, we formulate a phase assignment as a Constraint Programming with Satisfiability (CP-SAT) problem, to determine the phase of each element within the network. Second, we formulate the path balancing problem as a CP-SAT to optimize the number of DFFs within an asynchronous datapath. Finally, we integrate these methods into a technology mapping flow to convert a logic network into a multiphase SFQ circuit. In our case studies, by using seven phases, the size of the circuit (expressed as the number of Josephson junctions) is reduced, on average, by 59.94 % as compared to the dual (fast-slow) clocking method, while outperforming the state-of-the-art single-phase SFQ mapping tools.
- “Resistive Single Flux Quantum Logic for the Josephson-Junction Digital Technology,” Proc. SQUID, Vol. 85, June 1985.
- “Demonstration of an 8-Bit SFQ Carry Look-Ahead Adder Using Clockless Logic Cells,” Proc. ISEC, July 2015.
- “Data-Driven Self-Timed RSFQ High-Speed Test System,” IEEE TASC, Vol. 7, No. 4, 1997.
- W. Chen et al., “Rapid Single Flux Quantum T-Flip Flop Operating up to 770 GHz,” IEEE TASC, Vol. 9, No. 2, 1999.
- “High Speed Data Link between Digital Superconductor Chips,” Appl. Phys. Lett., Vol. 80, No. 17, 2002.
- “Energy-Efficient Superconducting computing—Power Budgets and Requirements,” IEEE TASC, Vol. 23, No. 3, 2013.
- K. Sternickel and A. I. Braginski, “Biomagnetism Using SQUIDs: Status and Perspectives,” Supercond. Sci. Technol., Vol. 19, No. 3, 2006.
- W. H. Tuttlebee, Software Defined Radio: Enabling Technologies, John Wiley and Sons, 2002.
- G. Krylov and E. G. Friedman, Single Flux Quantum Integrated Circuit Design, Springer, 2022.
- “RSFQ Technology: Physics and Devices,” Int. J. High Speed Electron. Syst., Vol. 11, No. 01, 2001.
- G. Pasandi and M. Pedram, “PBMap: A Path Balancing Technology Mapping Algorithm for Single Flux Quantum Logic Circuits,” IEEE TASC, Vol. 29, No. 4, June 2019.
- “Logic-Depth-Aware Technology Mapping Method for RSFQ Logic Circuits With Special RSFQ Gates,” IEEE TASC, Vol. 32, No. 4, 2021.
- G. Pasandi and M. Pedram, “An Efficient Pipelined Architecture for Superconducting Single Flux Quantum Logic Circuits Utilizing Dual Clocks,” IEEE TASC, Vol. 30, No. 2, 2020.
- G. Pasandi and M. Pedram, “Depth-Bounded Graph Partitioning Algorithm and Dual Clocking Method for Realization of Superconducting SFQ Circuits,” ACM JETC, Vol. 17, No. 1, October 2020.
- “Multi-Phase Clocking for Multi-Threaded Gate-Level-Pipelined Superconductive Logic,” Proc. ISVLSI, pp. 62–67, 2022.
- R. Bairamkulov and G. De Micheli, “Compound Logic Gates for Pipeline Depth Minimization in SFQ Integrated Systems,” Proc. GLSVLSI, 2023.
- “Ultimate Performance of the RSFQ Logic Circuits,” IEEE Trans. Magn., Vol. 23, No. 2, 1987.
- “Synthesis of SFQ Circuits with Compound Gates,” Proc. VLSI-SoC, 2023.
- “Retiming Synchronous Circuitry,” Algorithmica, Vol. 6, No. 1–6, June 1991.
- L. Perron, “Operations Research and Constraint Programming at Google,” Proc. CP, 2011.
- M. Soeken et al., “The EPFL Logic Synthesis Libraries,” arXiv Preprint arXiv:1805.05121v3, 2018.
- “Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering,” IEEE Des. Test. Comput., Vol. 16, No. 3, 1999.