Papers
Topics
Authors
Recent
Gemini 2.5 Flash
Gemini 2.5 Flash
173 tokens/sec
GPT-4o
7 tokens/sec
Gemini 2.5 Pro Pro
46 tokens/sec
o3 Pro
4 tokens/sec
GPT-4.1 Pro
38 tokens/sec
DeepSeek R1 via Azure Pro
28 tokens/sec
2000 character limit reached

Novel End-to-End Production-Ready Machine Learning Flow for Nanolithography Modeling and Correction (2401.02536v1)

Published 4 Jan 2024 in cs.LG, cs.CV, and eess.IV

Abstract: Optical lithography is the main enabler to semiconductor manufacturing. It requires extensive processing to perform the Resolution Enhancement Techniques (RETs) required to transfer the design data to a working Integrated Circuits (ICs). The processing power and computational runtime for RETs tasks is ever increasing due to the continuous reduction of the feature size and the expansion of the chip area. State-of-the-art research sought Machine Learning (ML) technologies to reduce runtime and computational power, however they are still not used in production yet. In this study, we analyze the reasons holding back ML computational lithography from being production ready and present a novel highly scalable end-to-end flow that enables production ready ML-RET correction.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (16)
  1. Model based mask process correction and verification for advanced process nodes, in: H. J. Levinson, M. V. Dusa (Eds.), SPIE Advanced Lithography, San Jose, California, USA, 2009, p. 72742A. doi:10.1117/12.814362.
  2. GAN-OPC: Mask Optimization with Lithography-guided Generative Adversarial Nets, in: 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), IEEE, San Francisco, CA, 2018, pp. 1–6. doi:10.1109/DAC.2018.8465816.
  3. DevelSet: Deep Neural Level Set for Instant Mask Optimization, in: 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), IEEE, Munich, Germany, 2021, pp. 1–9. doi:10.1109/ICCAD51958.2021.9643464.
  4. Neural-ILT 2.0: Migrating ILT to Domain-Specific and Multitask-Enabled Neural Network, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 (2022) 2671–2684.
  5. Machine learning OPC with generative adversarial networks, in: N. V. Lafferty, R.-H. Kim (Eds.), DTCO and Computational Patterning, SPIE, San Jose, United States, 2022, p. 27. doi:10.1117/12.2606715.
  6. DAMO: Deep Agile Mask Optimization for Full-Chip Scale, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 (2022) 3118–3131.
  7. GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40 (2021) 373–385.
  8. SRAF placement with generative adversarial network, in: S. Owa, M. C. Phillips (Eds.), Optical Microlithography XXXIV, SPIE, Online Only, United States, 2021, p. 3. doi:10.1117/12.2581334.
  9. Optical proximity correction with hierarchical Bayes model, Journal of Micro/Nanolithography, MEMS, and MOEMS 15 (2016) 021009.
  10. Optical proximity correction using bidirectional recurrent neural network (BRNN), in: J. P. Cain, C.-M. Yuan (Eds.), Design-Process-Technology Co-optimization for Manufacturability XIII, SPIE, San Jose, United States, 2019, p. 12. doi:10.1117/12.2515159.
  11. SRAF Insertion via Supervised Dictionary Learning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39 (2020) 2849–2859.
  12. S. Shim, Y. Shin, Etch proximity correction through machine-learning-driven etch bias model, in: Q. Lin, S. U. Engelmann (Eds.), SPIE Advanced Lithography, San Jose, California, United States, 2016, p. 97820O. doi:10.1117/12.2219057.
  13. Machine Learning Models for Edge Placement Error Based Etch Bias, IEEE Transactions on Semiconductor Manufacturing 34 (2021) 42–48.
  14. Machine learning guided curvilinear MPC, in: J. H. Rankin, M. E. Preil (Eds.), Photomask Technology 2019, SPIE, Monterey, United States, 2019, p. 24. doi:10.1117/12.2538646.
  15. L. L. Pang, Inverse lithography technology: 30 years from concept to practical, full-chip reality, Journal of Micro/Nanopatterning, Materials, and Metrology 20 (2021).
  16. Fast pixel-based optical proximity correction based on nonparametric kernel regression, Journal of Micro/Nanolithography, MEMS, and MOEMS 13 (2014) 043007.

Summary

  • The paper presents TPM-RET, an end-to-end machine learning framework that applies true pixel-based correction to resolve traditional OPC challenges.
  • It employs an innovative Inverse Intensity Profile to capture detailed process data, enhancing prediction accuracy and consistency across full-chip scales.
  • The framework scales efficiently on CPU infrastructures, achieving over 97% efficiency in 32nm immersion lithography tests and enabling broader semiconductor applications.

An Overview of a Novel End-to-End Machine Learning Flow for Nanolithography Modeling and Correction

This paper introduces an innovative framework, termed TPM-RET (True Pixel-based Machine-learning RET), designed for the modeling and correction of lithography processes utilizing machine learning methodologies. The work attempts to bridge the gap between the theoretical capabilities of machine learning-based resolution enhancement techniques (ML-RET) in optical lithography and practical, production-ready applications. With the relentless push toward nanometer-scale manufacturing, the intricacies of optical proximity correction (OPC) and associated resolution enhancement techniques (RETs) become significantly resource-intensive. The authors propose an end-to-end flow to address these computational challenges, yielding a scalable and efficient solution.

Key Contributions

The paper identifies several critical challenges hampering the adoption of ML-RET techniques, including:

  1. Loss of Information: The binary nature of photomask data conceals essential intermediate process information.
  2. Full-chip Scale Complexity: Current ML approaches struggle with the scale of processing and introduce inconsistencies due to chip slicing and windowing.
  3. Infrastructure and Consistency Challenges: ML models typically require GPU-based platforms, contrasting with the CPU-centric infrastructure already established in fabs.

About TPM-RET Flow

The proposed TPM-RET framework provides a highly scalable architecture that adheres to several design principles aimed at overcoming these challenges:

  • True Pixel-Based Correction: By employing pixel-by-pixel correction, TPM-RET avoids inconsistencies related to window-based methods and eliminates boundary conflicts, ensuring coherent output across the chip.
  • Inverse Intensity Profile (IIP): The introduction of the IIP concept enables models to capture detailed process information, bridging the gap left by traditional binary photomask representations. This facilitates the model’s ability to infer meaningful relationships, enhancing prediction accuracy.
  • Cross-Platform Scalability: The architecture is designed to function efficiently across existing CPU infrastructures, making it more attractive for existing semiconductor manufacturing operations.
  • End-to-End Correction: TPM-RET eschews the traditional multi-stage correction approach in favor of a seamless, single-stage process, leveraging the comprehensive data available to machine learning algorithms.

Performance Evaluation

The paper validates TPM-RET using test patterns from a 32nm immersion lithography process, demonstrating substantial alignment between TPM-RET predictions and reference photomasks generated via pxOPC. The TPM-RET framework achieves a remarkable scalability advantage, with performance scaling linearly as the number of CPUs increases, demonstrating over 97% efficiency when deployed on highly parallelized systems.

Implications and Future Directions

From a practical standpoint, the TPM-RET framework holds promise for advancing the full-scale deployment of ML-RET solutions in semiconductor manufacturing environments. Its minimal hardware requirements and alignment with current CPU-based systems make it feasible for integration without significant capital reinvestment. Longer term, further refinements—such as transitioning to a C/C++ implementation—could enhance runtime performance and broaden applicability in real-time lithographic simulations.

The framework's inherent flexibility enables its application beyond OPC to various RET processes, as well as potential applications in predicting electrical stress, broadening its utility across different stages of IC manufacturing.

Overall, while TPM-RET is a step towards realizing production-ready ML-based lithography corrections, continued research in refining the predictive models and exploring broader use cases will be crucial in fully unlocking the potential of this approach within the semiconductor industry.