Papers
Topics
Authors
Recent
Gemini 2.5 Flash
Gemini 2.5 Flash
184 tokens/sec
GPT-4o
7 tokens/sec
Gemini 2.5 Pro Pro
45 tokens/sec
o3 Pro
4 tokens/sec
GPT-4.1 Pro
38 tokens/sec
DeepSeek R1 via Azure Pro
28 tokens/sec
2000 character limit reached

Breaking On-Chip Communication Anonymity using Flow Correlation Attacks (2309.15687v3)

Published 27 Sep 2023 in cs.CR, cs.AR, and cs.LG

Abstract: Network-on-Chip (NoC) is widely used to facilitate communication between components in sophisticated System-on-Chip (SoC) designs. Security of the on-chip communication is crucial because exploiting any vulnerability in shared NoC would be a goldmine for an attacker that puts the entire computing infrastructure at risk. We investigate the security strength of existing anonymous routing protocols in NoC architectures, making two pivotal contributions. Firstly, we develop and perform a ML-based flow correlation attack on existing anonymous routing techniques in Network-on-Chip (NoC) systems, revealing that they provide only packet-level anonymity. Secondly, we propose a novel, lightweight anonymous routing protocol featuring outbound traffic tunneling and traffic obfuscation. This protocol is designed to provide robust defense against ML-based flow correlation attacks, ensuring both packet-level and flow-level anonymity. Experimental evaluation using both real and synthetic traffic demonstrates that our proposed attack successfully deanonymizes state-of-the-art anonymous routing in NoC architectures with high accuracy (up to 99%) for diverse traffic patterns. It also reveals that our lightweight anonymous routing protocol can defend against ML-based attacks with minor hardware and performance overhead.

Definition Search Book Streamline Icon: https://streamlinehq.com
References (34)
  1. N Agarwal et al. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. ISPASS (2009).
  2. Alif Ahmed et al. 2018. Scalable hardware Trojan activation by interleaving concrete simulation and symbolic execution. In 2018 IEEE International Test Conference (ITC). IEEE, 1–10.
  3. What Can a Remote Access Hardware Trojan do to a Network-on-Chip?. In 2021 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 1–5.
  4. Defense against on-chip trojans enabling traffic analysis attacks. In 2020 Asian Hardware Oriented Security and Trust Symposium (AsianHOST). IEEE, 1–6.
  5. Ampere. 2022. Ampere Altra Max 64-Bit Multi-Core Processor. https://amperecomputing.com/briefs/ampereone-family-product-brief. [Online].
  6. Parsec vs. splash-2: A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors. In 2008 IEEE International Symposium on Workload Characterization. IEEE, 47–56.
  7. N Binkert et al. 2011. The gem5 simulator. SIGARCH Computer Architecture News (2011).
  8. Travis Boraten et al. 2016. Mitigation of denial of service attack with hardware Trojans in NoC architectures. In Parallel and Distributed Processing Symposium, 2016 IEEE International. IEEE, 1091–1100.
  9. S Charles et al. 2020. Lightweight Anonymous Routing in NoC based SoCs. In Design Automation & Test in Europe (DATE).
  10. S Charles et al. 2021. A Survey of Network-on-Chip Security Attacks and Countermeasures. ACM Computing Surveys (CSUR) 54, 5 (2021), 1–36.
  11. Subodha Charles and Prabhat Mishra. 2020. Lightweight and trust-aware routing in NoC-based SoCs. In 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 160–167.
  12. Victor Costan and Srinivas Devadas. 2016. Intel SGX explained. Cryptology ePrint Archive (2016).
  13. Defense against On-Chip Trojans Enabling Traffic Analysis Attacks based on Machine Learning and Data Augmentation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2023).
  14. Roger Dingledine et al. 2004. Tor: The second-generation onion router. Technical Report. Naval Research Lab Washington DC.
  15. Farimah Farahmandi et al. 2019. System-on-Chip Security: Validation and Verification. Springer Nature.
  16. Deep spatial–temporal 3D convolutional neural networks for traffic data forecasting. IEEE Transactions on Intelligent Transportation Systems 20, 10 (2019), 3913–3926.
  17. Jun Han and Claudio Moraga. 1995. The influence of the sigmoid function parameters on the speed of backpropagation learning. In From Natural to Artificial Neural Computation: International Workshop on Artificial Neural Networks Malaga-Torremolinos, Spain, June 7–9, 1995 Proceedings 3. Springer, 195–201.
  18. Intel. 2023. 4th Gen Intel® Xeon® Scalable Processors. https://www.intel.com/content/www/us/en/products/docs/processors/xeon-accelerated/4th-gen-xeon-scalable-processors-product-brief.html. [Online].
  19. Rajesh JS et al. 2015. Runtime detection of a bandwidth denial attack from a rogue network-on-chip. In Proceedings of the 9th International Symposium on Networks-on-Chip. ACM, 8.
  20. Yangdi Lyu et al. 2020. Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2020).
  21. Prabhat Mishra et al. 2021. Network-on-Chip Security and Privacy. Springer Nature.
  22. Hardware IP security and trust. Springer.
  23. M Nasr et al. 2018. Deepcorr: Strong flow correlation attacks on Tor using deep learning. In Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications Security. 1962–1976.
  24. Splash-3: A properly synchronized benchmark suite for contemporary research. In 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 101–111.
  25. A Sarihi et al. 2021. Securing network-on-chips via novel anonymous routing. In Proceedings of the 15th IEEE/ACM International Symposium on Networks-on-Chip.
  26. Jürgen Schmidhuber. 2015. Deep learning in neural networks: An overview. Neural networks 61 (2015), 85–117.
  27. M Sinha et al. 2021. Sniffer: A Machine Learning Approach for DoS Attack Localization in NoC-based SoCs. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2021).
  28. C Sudusinghe et al. 2021. Denial-of-service attack detection using machine learning in network-on-chip architectures. In Proceedings of the 15th IEEE/ACM International Symposium on Networks-on-Chip. 35–40.
  29. K Wang et al. 2020. Tsa-noc: Learning-based threat detection and mitigation for secure network-on-chip architecture. IEEE Micro 40, 5 (2020), 56–63.
  30. Hansika Weerasena and Prabhat Mishra. 2023. Security of Electrical, Optical and Wireless On-Chip Interconnects: A Survey. ACM Trans. Des. Autom. Electron. Syst. (oct 2023). https://doi.org/10.1145/3631117
  31. The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH computer architecture news 23, 2 (1995), 24–36.
  32. Q Yu et al. 2013. Exploiting error control approaches for hardware trojans on network-on-chip links. In International symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFTS). 266–271.
  33. I2P data communication system. In Proceedings of ICN. Citeseer, 401–409.
  34. B Zhao et al. 2017. Convolutional neural networks for time series classification. Journal of Systems Engineering and Electronics 28, 1 (2017), 162–169.
Citations (1)
View on Semantic Scholar

Summary

We haven't generated a summary for this paper yet.

Ai Sparkles Streamline Icon: https://streamlinehq.com Summarize Now