Is RISC-V ready for HPC prime-time: Evaluating the 64-core Sophon SG2042 RISC-V CPU (2309.00381v2)
Abstract: The Sophon SG2042 is the world's first commodity 64-core RISC-V CPU for high performance workloads and an important question is whether the SG2042 has the potential to encourage the HPC community to embrace RISC-V. In this paper we undertaking a performance exploration of the SG2042 against existing RISC-V hardware and high performance x86 CPUs in use by modern supercomputers. Leveraging the RAJAPerf benchmarking suite, we discover that on average, the SG2042 delivers, per core, between five and ten times the performance compared to the nearest widely available RISC-V hardware. We found that, on average, the x86 high performance CPUs under test outperform the SG2042 by between four and eight times for multi-threaded workloads, although some individual kernels do perform faster on the SG2042. The result of this work is a performance study that not only contrasts this new RISC-V CPU against existing technologies, but furthermore shares performance best practice.
- RAJA: Portable performance for large-scale scientific applications. In 2019 ieee/acm international workshop on performance, portability and productivity in hpc (p3hpc). IEEE, 71–81.
- eProcessor project 2023. eProcessor: an open source full stack ecosystem. Retrieved Aug 16, 2023 from https://eprocessor.eu/
- Esperanto Technologies 2023. Esperanto: Outstanding solutions for Generative AI and HPC. Retrieved Aug 16, 2023 from https://www.esperanto.ai/
- Evaluation of compilers’ capability of automatic vectorization based on source code analysis. Scientific Programming 2021 (2021), 1–15.
- RISC-V based virtual prototype: An extensible and configurable platform for the system-level. Journal of Systems Architecture 109 (2020), 101756.
- Richard D Hornung and Holger E Hones. 2017. Raja performance suite. Technical Report. Lawrence Livermore National Lab.(LLNL), Livermore, CA (United States).
- Ricardo Jesus. [n. d.]. Check for A Study on the Performance Implications of AArch64 Atomics Ricardo Jesus () and Michèle Weiland EPCC, The University of Edinburgh, Edinburgh, UK. In High Performance Computing: 38th International Conference, ISC High Performance 2023, Hamburg, Germany, May 21–25, 2023, Proceedings. Springer Nature, 279.
- Ricardo Jesus and Michèle Weiland. 2022. ChapelPerf: A Performance Suite for Chapel. In The Annual Chapel Implementers and Users Workshop.
- Seamless compiler integration of variable precision floating-point arithmetic. In 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE, 65–76.
- Backporting risc-v vector assembly. arXiv preprint arXiv:2304.10324 (2023).
- Test-driving RISC-V Vector hardware for HPC. arXiv preprint arXiv:2304.10319 (2023).
- Software Development Vehicles to enable extended and early co-design: a RISC-V and HPC case of study. arXiv preprint arXiv:2306.01797 (2023).
- Open chip community 2023. Open XuanTie C906. Retrieved Aug 16, 2023 from https://xrvm.com/cpu-details?id=4056751997003636736
- Coyote: An open source simulation tool to enable RISC-V in HPC. In 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 130–135.
- rvv-next 2023. GNU compiler collection. Retrieved Aug 16, 2023 from https://github.com/riscv-collab/riscv-gnu-toolchain/tree/rvv-next
- StarFive 2023. SoC Platform. Retrieved Aug 16, 2023 from https://www.starfivetech.com/en/site/soc
- Nick Brown (67 papers)
- Maurice Jamieson (12 papers)
- Joseph Lee (14 papers)
- Paul Wang (4 papers)