HybridNet: Dual-Branch Fusion of Geometrical and Topological Views for VLSI Congestion Prediction (2305.05374v2)
Abstract: Accurate early congestion prediction can prevent unpleasant surprises at the routing stage, playing a crucial character in assisting designers to iterate faster in VLSI design cycles. In this paper, we introduce a novel strategy to fully incorporate topological and geometrical features of circuits by making several key designs in our network architecture. To be more specific, we construct two individual graphs (geometry-graph, topology-graph) with distinct edge construction schemes according to their unique properties. We then propose a dual-branch network with different encoder layers in each pathway and aggregate representations with a sophisticated fusion strategy. Our network, named HybridNet, not only provides a simple yet effective way to capture the geometric interactions of cells, but also preserves the original topological relationships in the netlist. Experimental results on the ISPD2015 benchmarks show that we achieve an improvement of 10.9% compared to previous methods.
- P. Isola, J.-Y. Zhu, T. Zhou, and A. A. Efros, “Image-to-image translation with conditional adversarial networks,” in Proc. CVPR, 2017, pp. 1125–1134.
- Z. Chai, Y. Zhao, Y. Lin, W. Liu, R. Wang, and R. Huang, “Circuitnet: An open-source dataset for machine learning applications in electronic design automation (eda),” Science China Information Sciences, vol. 65, no. 12, pp. 227 401–, 2022.
- Z. Xie, Y.-H. Huang, G.-Q. Fang, H. Ren, S.-Y. Fang, Y. Chen, and J. Hu, “Routenet: Routability prediction for mixed-size designs using convolutional neural network,” in Proc. ICCAD. IEEE, 2018, pp. 1–8.
- S. Liu, Q. Sun, P. Liao, Y. Lin, and B. Yu, “Global placement with deep learning-enabled explicit routability optimization,” in Proc. DATE. IEEE, 2021, pp. 1821–1824.
- M. B. Alawieh, W. Li, Y. Lin, L. Singhal, M. A. Iyer, and D. Z. Pan, “High-definition routing congestion prediction for large-scale fpgas,” in Proc. ASPDAC. IEEE, 2020, pp. 26–31.
- R. Kirby, S. Godil, R. Roy, and B. Catanzaro, “Congestionnet: Routing congestion prediction using deep graph neural networks,” in Proc. VLSI-SoC. IEEE, 2019, pp. 217–222.
- C. Ma, Y. Xiao, S. Wang, J. Yu, and J. Chen, “Congestnn: An bi-directional congestion prediction framework for large-scale heterogeneous fpgas,” in Proc. ASICON. IEEE, 2021, pp. 1–4.
- S. Yang, Z. Yang, D. Li, Y. Zhang, Z. Zhang, G. Song, and H. Jianye, “Versatile multi-stage graph neural network for circuit representation,” in Proc. NeurIPS, 2022.
- C. Xu, D. Tao, and C. Xu, “A survey on multi-view learning,” arXiv preprint arXiv:1304.5634, 2013.
- D.-T. Lee and B. J. Schachter, “Two algorithms for constructing a delaunay triangulation,” International Journal of Computer & Information Sciences, vol. 9, no. 3, pp. 219–242, 1980.
- P. Veličković, G. Cucurull, A. Casanova, A. Romero, P. Lio, and Y. Bengio, “Graph attention networks,” in Proc. ICLR, 2017.
- D. Lu, Q. Xie, M. Wei, L. Xu, and J. Li, “Transformers in 3d point clouds: A survey,” arXiv preprint arXiv:2205.07417, 2022.
- K. Schütt, P.-J. Kindermans, H. E. Sauceda Felix, S. Chmiela, A. Tkatchenko, and K.-R. Müller, “Schnet: A continuous-filter convolutional neural network for modeling quantum interactions,” in Proc. NeurIPS, 2017.
- T. N. Kipf and M. Welling, “Semi-supervised classification with graph convolutional networks,” Proc. ICLR, 2016.
- G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz, “The ispd2005 placement contest and benchmark suite,” in Proceedings of the 2005 international symposium on Physical design, 2005, pp. 216–220.